CONTENTS

SECTION I  INTRODUCTION

1.1  Scope
1.2  Use
1.3  Features
1.4  Characteristics
1.5  Input Signals
1.6  Measurements
1.7  Indicators
1.8  Meter Functions
1.9  Physical Characteristics

SECTION II  INSTALLATION AND OPERATION

2.1  Connections
2.2  Calibration
2.3  Operation
2.4  Notes on Use of Analyzer
2.5  Maintenance and Adjustment

SECTION III  THEORY OF OPERATION

3.1  Basic Principles
3.2  Functional Description

SECTION IV  TROUBLESHOOTING

4.1  General
   a.  Component Replacement
   b.  Repair of PC Boards
   c.  Test Equipment Required
   d.  Assembly Location

4.2  Procedures

4.3  Printed Circuit Board Description

Oscillator
Bit and Dot Cycle Generator
Synchronizer
Transfer Gates
100X Bit Generator
Bit Counter and Timing Control
High Speed Counter I
High Speed Counter II
Distortion Indicator Register I
Distortion Indicator Register II
Peak Transfer Control
Bridging Input Circuit
Power Supply
4.4 Functional Elements

Binaries
PNP Gates
Monostable Multivibrator
Schmitt Trigger

SECTION V WARRANTY & OPERATING & SERVICE MANUALS
### ILLUSTRATIONS

<table>
<thead>
<tr>
<th>TITLE</th>
<th>FIGURE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Signal Flow Diagram</td>
<td>1</td>
</tr>
<tr>
<td>General Assembly Drawing</td>
<td>2</td>
</tr>
<tr>
<td>Distortion Diagram</td>
<td>3</td>
</tr>
<tr>
<td>Test Diagram</td>
<td>4</td>
</tr>
<tr>
<td>Test Diagram</td>
<td>5</td>
</tr>
<tr>
<td>Test Diagram</td>
<td>6</td>
</tr>
<tr>
<td>Test Diagram</td>
<td>7</td>
</tr>
<tr>
<td>Test Diagram</td>
<td>8</td>
</tr>
<tr>
<td>Calibration Timing Diagram</td>
<td>9</td>
</tr>
<tr>
<td>System Logic Diagram</td>
<td>10</td>
</tr>
</tbody>
</table>

Circuit Diagrams

PC101 Oscillator

| 102 200X Baud Generator             | 11     |
| 103 Synchronizer                    | 12     |
| 104 Transfer Gates, 100X Generator  | 13     |
| 105 Bit Counter and Timing Control  | 14     |
| 106 High Speed Decade Counter 100/10| 15     |
| 107 High Speed Decade Counter 10/1  | 16     |
| 108 Register 100/10 Distortion Indicator | 17     |
| 110 Peak Transfer Control           | 18     |
| 111 Input Circuit                   | 19     |
| 115 Power Supply                    | 20     |
| Switch Schematic                    | 21     |
| Connectors/Harness                  | 22     |

Assemblies and Parts Lists

PC101 Oscillator

<p>| 102 200X Baud Generator             | 23     |
| 103 Synchronizer                    | 24     |
| 104 Transfer Gates, 100X Generator  | 25     |
| 105 Bit Counter and Timing Control  | 26     |
| 106 High Speed Counter 100/10       | 27     |
| 107 High Speed Counter 10/1         | 28     |
| 108 Register 100/10 Distortion Indicator | 29     |
| 110 Peak Transfer Control           | 30     |
| 111 Input Circuit                   | 31     |
| 115 Power Supply                    | 32     |
| 116 Front Panel                     | 33     |</p>
<table>
<thead>
<tr>
<th>TITLE</th>
<th>Figure</th>
</tr>
</thead>
<tbody>
<tr>
<td>Waveforms</td>
<td></td>
</tr>
<tr>
<td>Oscillator Synchronizer</td>
<td>38</td>
</tr>
<tr>
<td>Transfer, Decade Counter</td>
<td>39</td>
</tr>
<tr>
<td>Input, Bit Counter</td>
<td>40</td>
</tr>
<tr>
<td>Register, Peak Logic</td>
<td>41</td>
</tr>
<tr>
<td>Intentionally left</td>
<td></td>
</tr>
<tr>
<td>blank</td>
<td></td>
</tr>
<tr>
<td>Typical Circuit</td>
<td></td>
</tr>
<tr>
<td>Binary Flip/Flop</td>
<td>50</td>
</tr>
<tr>
<td>Gate</td>
<td>51</td>
</tr>
<tr>
<td>Monostable Multivibrator</td>
<td>52</td>
</tr>
<tr>
<td>Schmitt Trigger</td>
<td>53</td>
</tr>
</tbody>
</table>
SECTION I

1.0 INTRODUCTION

1.1 Scope

This manual describes the theory, operation, installation and adjustment and maintenance techniques for the Telegraph Distortion Analyzers in the Circuit Data Corporation Series:

- CDA-770 Portable 4800 baud
- CDA-771 Portable 9600 baud
- CDA-780 Rack mounted 4800 baud

1.2 Use

The CDA-770 Series Distortion Analyzers are used to measure all types of telegraph and other digital data signal distortion. These are rugged, light weight, portable units for use in communication centers, the field and laboratory.

1.3 Special Features

Models 770, 771 and 780 incorporate:
A. 0-10% distortion scale in addition to the usual 50% scale.
B. Dot cycle output for equipment and line testing.

1.4 Characteristics

All the CDA-700 series use digital circuits and techniques for all measurement purposes. This makes it possible to operate immediately without warm up time and to obtain accurate unambiguous observations with minimum operator knowledge.

1.5 Input Signals

The CDA-700 accepts and measures signals of the following characteristics:

A. **Current**—Series
   (a) 20 ma neutral (200 ohm)
   (b) 60 ma neutral (67 ohm)
   (c) 20/30 ma polar (200 ohm)
   Polarity selected by front panel switch.

B. **Voltage**—Bridge to ground
   Polar Positive or negative marking.
   Sense switch selected.
(a) High level +2 to +130 volts
Input Impedance 50K ohms.

(b) Low Level +0.5 to +12 volts.
Input Impedance 20K ohms.

Neutral
Positive or negative marking.
Sense switch selected.

(a) High Level +5 to +130 volts.
Input Impedance 50K ohms.

(b) Low Level +1 to +12 volts.
Input Impedance 20K ohms.

C. Codes
Start Stop 5 to 8 level inclusive.
(7 to 10 unit intervals).
Synchronous, all speeds on internal clock from 37.5 to 4800 baud.
Model 771 to 9600 baud. With external clock lower and higher speeds may be accommodated.
For internal synchronization the applied signal speed must be within 0.1% of the analyzer for correct synchronization.

D. Speeds
37.5; 45.5; 50; 56.8; 61.12; 74.2; 75; 110; 150;
300; 600; 1200; 2400; 4800 bits/sec.
internally, and one externally derived.
Switch selected.
Accuracy of internal generator .01%.

E. Conditioning
For speeds up to 75 bauds a switchable low frequency filter removes transients of 1/2 ms or less.

F. Compatibility
The circuits are fully compatible with EIA STD RS-232, low level Fielddata and high and low level MIL STD 188B logic signals.

1.6 Measurements

A. The CDA-700 Series measure directly:
Mark and space bias distortion
Mark and space end distortion
Total peak distortion
Early peak distortion
Late peak distortion

B. Accuracy
+1/2% on 10% distortion scale
+2% at F.S.D. on 50% distortion scale
1.7 Indicators

<table>
<thead>
<tr>
<th>Indicator</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Signal Indicator Lamp</td>
<td>Input signal marking</td>
</tr>
<tr>
<td>Mark Distortion Lamp</td>
<td>Indicate measurement being made</td>
</tr>
<tr>
<td>Space Distortion Lamp</td>
<td>Indicate measurement being made</td>
</tr>
</tbody>
</table>

1.8 Meter Functions

A. With appropriate switch settings the meter is used to perform:

- Mark Average Bias and End measurements
- Space Average Bias and End measurements
- Total Peak Distortion measurements
- Early Peak Distortion measurements
- Late Peak Distortion measurements

These measurements may be selected for individual transitions in a code group or the average of the group.

B. Peak Measurement In the manual mode, the meter retain the highest peak reading until reset manually. In the automatic mode, the peak readings are sampled at 4 ±1 second intervals.

1.9 Physical Characteristics

- **Input Power**: 115V ±10%, 47 to 63 C/S
- 30 watts nominal
- **Operating Temperature Range**: 0 to 50°C
- **Dimensions**:
  - Model 770 and 771 - 11"w x 8"l x 14"d.
  - 17 lbs. net wt.
  - Model 780 - 19"w x 7"l x 10"d.
  - 17 lbs. net wt.
SECTION II

2.0 INSTALLATION AND OPERATION

The CDA-700 Series equipments are self-contained and need only input and output connections.

2.1 Connections

Power required is 115V AC, 47-63 Hz from a 3 wire grounded supply receptacle.

Signal jack is 2 circuit MIL JJ-089 and requires MIL PJ-055B plug or equivalent. It is used for series loop tests. The sleeve is insulated from chassis.

Bridging input uses Grayhill series 29 twin plugs and jacks, or equivalent. These operate "LO" to ground or "HI" to ground according to signal level.

External Clock uses BNC connections and requires a pulse of 10V negative going amplitude; PRF 200 times line operating speed, e.g., 75 baud requires 15.05K Hz +0.1%. Rise time less than 1 microsecond. Pulse length between 40% and 60% of pulse period.

Dot Cycle output, via JJ-089 jack, provides a continuous "Space Mark" switch operation at the baud rate selected. Jack is insulated from ground.

Test Points monitor the internal operating conditions and require a multimeter with pin plug leads or oscilloscope.

"+15", "-15", "GND" are used to measure the DC voltages on the bus lines with a multimeter.

"SIG" is provided to monitor the conditioned incoming signal, prior to its application to its application to the counters and measuring circuits.

"SYNC" provides a rectangular synchronizing pulse of -15 volts to ground at a recurrence frequency equal to the baud speed divided by the code level.

"CLOCK" monitors the seven master crystal oscillator outputs at the 200X bit rate.

2.2 Calibration

Before using CDA-700 series equipment, check the meter calibration as follows:
1. Switch equipment on.
2. Set and hold "Reset" switch to "manual".
3. Check meter for zero setting and adjust to zero if necessary with the screwdriver adjustment "adjust" under the meter.
4. Release "Reset" and set "Cal" to "on". The meter should read "40" on the 50% scale. Adjust with "ADJ" control to "40" if necessary.

2.3 Operation

1. Determine the type of circuit to be measured.
2. Connect the circuit to "Bridging" or "Series" input according to the measurement desired.
3. Set "Polarity switch", "Input Select", "Speed" and "Code Level" switches to the characteristics of the circuit under test. "Polarity" operates only in series input signals.
4. Determine the type of measurement to be made.
5. Set "Distortion" and "Transition Select" to coincide with the measurement desired.

**NOTE:**
"Reset" should be "off" except when peak measurements are being made.
"Filter" should be "out" initially for speeds up to 75 bauds. It is switched out automatically at speeds above 75 baud.

"Distortion" set to:
"Average Bias" selects Space to Mark transitions.
"Average End" selects Mark to Space transitions.
"Peak Total" selects peak distortion from all transitions, Mark-Space and Space-Mark.
"Peak Early" selects all transitions occurring early in a character.
"Peak Late" selects all transitions occurring late in a character.

"Transition Select" set to:
"1" selects the first transition of the code group (character) of the type selected previously by "Distortion".
"2" selects the second transition, etc.
"all" averages the code group as an entity.

"Reset" is used for peak measurements.
In "manual" the analyzer reads the highest peak value of distortion as it occurs and holds it indefinitely, until reset by selecting "OFF".
In "auto" the circuits sample the peak distortion every 4 seconds ±1 second and display the value on the meter.

II-2
It should be noted that the number of transitions available cannot exceed one more than the code level number of the signal.

The meter will now indicate the distortion present for the conditions selected above. If it reads less than 10%, the meter scale may be changed to "-5" for increased reading accuracy by the pushbutton momentary switch.

2.3.1 Auxiliary Indications

"Mark" and "Space" Lamps
These light automatically to show which transitions are being measured. When distortion is very low they may alternate.

Polarity
"Polarity" Switch
For neutral signals the correct setting is that which causes the "signal indicator" lamp to flash. For polar signals both switch positions cause the lamps to flash.

2.4 Notes on Use of Distortion Analyzer

The four basic types of distortion are illustrated in Figure 3.

Each type may be selected by the function switch of the analyzer and measured as an average or peak value of the signal under observation.

By use of the transition select switch various conclusions concerning the measurement may be drawn.

(1) If early bias distortion increases as the transition switch setting is increased from 1 to the maximum for the code level, it is probable that the signal operating speed is faster than the analyzer speed and vice-versa.

(2) Similarly, late bias distortion increasing with transition setting implies slower signal speed and vice-versa.

(3) Similar conclusions apply for end distortion.

(4) If the observed distortion varies cyclically with time, then lack of synchronization with the signal transmitter is indicated. This may be due to the machine, or probably the transmission system path if it includes single side band voice multiplex equipment which is not synchronized to the pilot carrier.

II-3
Random varying distortion would indicate noise or an intermittent circuit in the system, but a check of the loop current should be made to see if it is adequate, but not excessive for the system in the series operating mode.

**Early and Late Peak Measurements**

If the readings obtained in the TOTAL PEAK position of DISTORTION switch are steady, early and late peak measurements are made to determine the type of distortion and amount of each.

a. Set DISTORTION switch to EARLY. The meter will read the distortion occurring on both M/S and S/M transitions that is a result of early transition. Note the reading on the meter.

b. Set DISTORTION switch to LATE position. The meter will read the peak distortion occurring on the M/S and S/M transitions that is a result of late transition. Note the reading on the meter.

Comparison of a and b will indicate where the major element of distortion lies. This should then be compared with average readings for correlation and analysis.

**Bias and End Distortion Measurements**

Early peak distortion is indicative of early transitions. Early transitions may be the result of mark bias or space end distortion, depending upon whether it is the M/S transition or the S/M transition that is affected. Late transitions are the result of space bias or mark end distortion. Assume a late peak reading.

a. Set DISTORTION switch to BIAS position. If the distortion is bias distortion, the meter will read the average amount of distortion and the SPACING lamp will indicate it is spacing bias distortion.

b. Set DISTORTION switch to END position. If the distortion is end distortion, the meter will read the amount of distortion and the MARK lamp will indicate if it is marking end distortion.

c. Late peak distortion may be the result of both space bias and mark end distortion, then a reading will be obtained in both cases.

d. Assume an early peak reading. Set the DISTORTION switch to BIAS position. If the distortion is bias distortion, the meter will indicate the amount and the MARK lamp will indicate it as marking bias distortion.

II-4
e. Set DISTORTION switch to END position. If the distortion is space end distortion, the meter will indicate the amount and the SPACE lamp will light.

f. Early peak distortion may be the result of both space end and mark bias distortion, then a reading will be obtained in both cases.

Analyzing an Unknown Signal

Analyzing an unknown signal requires that the following characteristics be determined.

a. Type of signal (neutral or polar)
b. Polarity of signal
c. Current level (20 or 60 ma.) of a neutral signal
d. Speed of signal
e. Total peak distortion
f. Amount of bias and end distortion
g. Amount of fortuitous distortion
h. Presence of shaping signals

These characteristics can be determined as indicated earlier and by the additional information in the following.

1. A meter may be used to check currents of SERIES input signals. A 20 ma. signal will not produce measurements on the analyzer when the INPUT SELECT switch is in the 60N position. A 60 ma. signal will produce readings on 20, 20/30, and 60 positions of the INPUT SELECT switch.

2. The POLARITY switch is used to determine correct polarity of SERIES input signals: on neutral signals only the correct position of this switch will cause SIG IND lamp to flash. On polar signals (negative marking) the polarity switch should be set to -, while for positive marking it should be set to +. Both positions will cause the SIG IND lamp to flash, but on 7.42 or 7.5 unit code input signals, the distortion will be high if the wrong polarity is chosen. On 7.0 or 8.0 unit code no such indication will occur and the result is to cause the mark and space sensing to be reversed in the analyzer. Marking bias will show as spacing bias and vice-versa.

3. A large difference in speed between the incoming signal and the analyzer will cause erratic behavior of meter when measuring end distortion.

4. When analyzing a signal of unknown speed, proceed through each position of the SPEED control. If the signal is one which the analyzer will measure, a reasonably steady meter indication will result.
5. On SERIES input signals, an indication of signal shaping may be obtained for neutral 60 milliampere current signal by using the INPUT SELECT control. In the 20N position, transitions are measured at 10 ma. level, in the 60N position they are made at 30 ma. If the distortion is the same for both positions, no shaping is present on the input signal. If, however, the readings differ, some shaping is present.

2.5 Maintenance

Very little maintenance is required for the CDA-700 series analyzers.

DC Voltage

An occasional check of the +15, -15 volt DC supplies may be made by connecting a multimeter between "GND" and "+15" and "-15" respectively.

Fuses - The fuses provided to protect the equipment are:

<table>
<thead>
<tr>
<th>Circuit</th>
<th>Fuse</th>
<th>Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>(1) 115V line</td>
<td>1/2 amp. 3AG</td>
<td>Front panel (left)</td>
</tr>
<tr>
<td>(2) Signal Series loop</td>
<td>1/10 amp. (3AG)</td>
<td>Front panel (right)</td>
</tr>
<tr>
<td>(3) -20V line</td>
<td>1.6 amp. 3AG</td>
<td>Power Supply Board</td>
</tr>
</tbody>
</table>

2.6 Input Circuit Adjustment

a. Four adjustments in the unit are used in alignment of the Series Input circuits. All adjustments except filter adjust are located on DC115 and are accessible through a slot in the left side of the chassis when the unit cover is removed. These controls are factory adjusted and need only be checked on an annual basis or when XK1 is changed. The filter adjustment pot is located on PC111.

b. 60 MA Neutral Threshold Adjust PC115-R16 (60N)

The rheostat designated R15 on PC113 is used to adjust the threshold point of the Series input circuits to operate when the input current of a 60 ma. neutral loop exceeds 30 ma.

Set the Input Select switch to 60N and adjust the steady mark current in the loop for 30 ma. Key the loop and adjust the 60N rheostat until the SIG IND light on the front panel passes from an off condition to the point where it begins to flash. This sets the input circuits to threshold at 30 ma.
c. **20 MA Neutral Threshold Adjust PC115-R14 (20N)**

The rheostat designated R14 on PC115 is used to adjust the threshold point of the series input circuits to operate when the input current on a 20 ma. neutral loop exceeds 10 ma.

Set the INPUT SELECT switch to 20N and adjust the steady mark current in the loop to 10 ma. Key the loop and adjust the 20N rheostat until the SIG IND light on the front panel passes from an off condition to the point where it begins to flash.

d. **20/30 MA Polar Threshold Adjust PC115-R15 (20/30P)**

The rheostat designated 20/30P is used to adjust the threshold point of the series input circuits to operate when the current on a polar loop is passing through zero.

This adjust may be made without the need for an input signal. Set the INPUT SELECT switch to 20/30P and adjust the 20/30P control PC115-R15 to the point where the SIG IND lamp can be turned on and off by rotating the control backwards and forwards. Leave the control set so that the lamp remains ON.

e. **Filter Adjust PC111-R29 (FIL)**

The potentiometer designated R29 on PC111 is used to adjust the input circuits so that no distortion is introduced by the addition of the internal filter. This adjustment may be made with either the Series or the Bridging input.

A steady source of signal having no variation in distortion (though it may have a fixed amount) must be available for this adjustment.

The technique used for adjusting the filter circuit is to adjust the FIL rheostat so that the Analyzer gives the same readings whether the filter is IN or OUT of the circuit.

**NOTE:** The filter circuits are interlocked with the Speed control so that they cannot be inserted at speeds above 75 bauds.
2.7 Power Supply Adjustment

There are three regulated dc voltages used in the unit, +15, -15 volts and -5 volts referred to ground.

The +15 volts and -5 volts are shunt regulated by zener diodes and may be short circuited without resulting in damage to unit.

The -15 volts supply is a series regulated type fused for current overloads, and adjustable by means of variable resistor PC115-R6. The -15 volt adjustment is accessible through a hole in the chassis on the left side of the unit when the cover is removed. Test points are provided on the front panel for use with a voltmeter. The zener diode provides a reference voltage to offset the output voltage, as derived at R6, and thus provide a differential signal which is applied through Q2 and Q3 to control the voltage drop across Q1.
3.0 THEORY OF OPERATION

3.1 Basic Principles

The initial transition of the start pulse of a character group is defined as the origin for time of occurrence and length of mark period from which the subsequent bits (marks, spaces) are measured. The analyzer equipment generates a set of marks and spaces that are precisely timed from the transition of the start pulse. These are compared with the incoming signal and the transition time differences measured and displayed as distortion. The comparison is performed by opening a gate during the interval between the signal and its corresponding standard transition. The opened gate permits a pulse train, operating at 100 times the baud rate to enter a counter/register. The register output is proportional to the time difference, and is converted to its analog current for display on the meter as percentage distortion.

3.2 Functional Description, Fig. I (Signal Flow Diagram) & Fig. 10

The material that follows describes the functions of the circuits in relation to the data flow in the equipment. Detailed circuit operation is covered in Section IV.

Signal Processing

Bridging Input (Voltage)

Bridging input signals are reduced to a fixed amplitude, and inverted as necessary by the setting of the Input Selector switch. Thus conditioned, they may be observed at Test Point T.P.1-PC111 as a series of positive going 2V pulses and are applied to the threshold detector which accepts "Bridging" or "Series" inputs.

Series Input (Current)

The operation of the current telegraph loop is observed by inserting a fixed resistor in the loop and measuring the resulting voltage across the resistor. The Input Selector switch selects the appropriate resistor for 20/30, 30 or 60 ma. loop operation and the Polarity switch sets the polarity as required by the isolators that follow.

The isolator output provides a fixed 2V output (T.P.2-PC111) which is applied to the threshold detector.

Threshold Detector and Signal Repeater TP1-PC110

The threshold detector output serves to drive the Schmitt trigger which is the signal repeater. The result is a
series of pulses precisely timed to and corresponding with the incoming signal transitions. The filter is used to remove transients of 1/2 ms or less from lines operating at 75 bauds or less.

Sample Pulse Generator

The sample pulse generator is a flip-flop which is used to generate pulses for transferring the decade counter outputs to the shift register. It is set by the data signal repeater and reset by the 100X bit data binary counter, thereby generating one 1/100 bit pulse at each signal transition of the type selected by the Distortion Switch.

Speed Selection

Operating speed selection is accomplished by selecting one of seven oscillators and dividing the output in a simple binary countdown chain to arrive at 200X bit rate. TP1-PC102, TP2-PC102.

At this point, synchronizing circuits are inserted for adding or subtracting pulses to ensure coincidence of the internally generated bits with the data signal repeater transitions in the "Synchronous" speed mode only. TP1-PC103, TP2-PC103. After synchronization, the pulses are again divided by 2, TP1-PC104, preparatory to driving the 2 decade counters that feed the register and also generate the bit rate pulse stream. TP1-PC106, TP1-PC107. The bit rate stream is further divided in a 5-stage binary bit counter. The code level switch selects the count of this divider chain and automatically provides for the availability of transition gate signals which are selected subsequently by the Transition Select switch.

The 2 decade counter accepts and counts the 100X bits and is reset to zero by the character reset signal derived from the decade counter. In its turn, the bit counter is set to count the 1X bit rate output of the decade counter and is reset by the code level switch for the appropriate number of transitions in the character. In the absence of controls, the 7 element decade register would continuously follow the count of the 2 decade counter. The transfer gates act to hold the register at the count corresponding to the distortion observed. In the hold condition, the current outputs of the 7 element register are added in the precision resistor network, e.g., R2, 8, 32 and 40, on PC108 and applied in the distortion indicator meter to be read as percent distortion. In practice, the early count is obtained by subtracting from 100 count (50% distortion) by using the 1's complement of the register. The late count is obtained by counting up from 0.
The transfer gate inputs control the decade registers so that they will only operate on the selected transition. Five conditions must be met for the transfer of the sampling pulses to take place.

1. Q1 will permit only early transfers. Fig. 14
   Q2 will permit only late transfers.
2. No transfer for start M/S transition, as determined by output of the bit counter.
3. Transfer only when permitted by transition selection period.
4. Early peak switch selection inhibits late transfer pulses, similarly late peak inhibits early pulses.
5. "Peak" mode selection inhibits all transfers except one representing larger distortion than the one stored in the register.

**Peak Logic - Figures 18, 19**

The peak logic circuits consist of 2 groups of 2 input diode "and" gates, each with a common output. One group controls the early peak gate, the other the late peak gate. The peak gate in turn controls a flip-flop, which in its turn controls the transfer gates (item 5 above) and permits the count to continue. The inputs of each "and" gate are obtained from a decade counter flip-flop output and its corresponding register flip-flop output. The inputs are chosen so that the register outputs normally control the group output. When the counter outputs to the early peak logic group equals the 1's complement of the register output, the early peak gate operates and triggers the peak flip-flop. Similarly the late peak group operates when the counter outputs exceed the 1's count of the register. This permits the count to continue to the end of the transition.

**Automatic Peak Operation**

Peak distortion in the manual mode is recorded continuously by the meter. In the automatic mode, a multi-vibrator operating at 4 second recurrence value resets the registers to zero for a new peak observation.

**Mark-Space Indication**

The mark and space indicator lights are operated by a binary flip-flop driven from 1X bit rate counter output, and controlled by the early and late transfer gates when distortion is present.
SECTION IV

4.0 TROUBLE SHOOTING

4.1 General

a. Component Replacement

Printed circuit boards require caution in the replacement of defective components. They are easily damaged by excessive heat during soldering. Use a small iron, designed for PC boards, and apply the hot tip to the lead of the component to be removed. DO NOT APPLY IRON TO FOIL. As soon as the solder melts remove the iron and brush excess solder away. Straighten leads and if necessary, reheat and pull the lead out. Do not force or twist the leads to remove them as this may result in damage to the foil.

Cutting out the component and then removing the remaining portion of the leads is the preferred method of component removal.

Before inserting the new component clear all holes of solder, by briefly heating the area of the hole and when the solder is melted, tap the board. Mount the component on the PC board by gently pushing the leads through the holes. Bend the leads close to the foil and clip them to about 1/8" in length. Solder with a resin covered solder. Remove the iron as soon as the solder flows into the joint and clean the joint of excess flux with alcohol.

b. Repair of Printed Circuit Conductor

If the foil conductor is damaged it must be replaced with a physical wire conductor. Remove the defective portion of the conductor. Drill two holes one at each end of the break alongside the foil. Insert either buss wire or insulated wire from the side of the board opposite that of the broken conductor, and bend the ends of the wire across the foil. Apply flux and solder. Check with an ohmmeter for continuity.

Test Equipment Required:

The following test equipment is required for maintenance and trouble shooting of the CDC 770 Analyzer.

Oscilloscope - Tektronix Model 535A or equivalent
Frequency Counter - Hewlett Packard Model 523B or equivalent.

Multimeter
Telegraph Signal Generator - capable of generating a telegraph signal with controlled amounts of distortion at speeds up to 4800 bits/sec.
d. **Assembly Locations:**

CDC 700 is made up of fifteen assemblies. See Figure 2 for a view showing their location within the units.

4.2 **Trouble Shooting Procedures**

**Use of Extender Card**

The test points indicated in the trouble shooting table of procedure are accessible without removing the PC cards. When the malfunction is isolated to a card, the card may be removed and the card extender inserted between card and socket. The individual components will now be exposed and may be tested with power on in accordance with the troubleshooting procedures outlined for individual elements, e.g., binary flip-flop.

**Procedure**

Table 1 sets out a logical plan to isolate PC board assemblies as sources of trouble. Reference to the PC board descriptions and the characteristics of functional elements will enable the fault to be further isolated to individual components.
<table>
<thead>
<tr>
<th>ACTION</th>
<th>OBSERVATION</th>
<th>CONCLUSION/CORRECTIVE ACTION</th>
<th>PARTS AFFECTED</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>1. Indicator light &quot;off&quot;.</td>
<td>1. Fuse, lamp, or -15V power supply faulty.</td>
<td>PC115</td>
</tr>
<tr>
<td>2.</td>
<td>(a) Meter reads 40 (approx). Indicator light off. (b) No meter reading. Indicator light off.</td>
<td>Fuse and -15V supply good. Lamp and/or +15V supply faulty. Proceed to 2.1. Fuse faulty - replace.</td>
<td>PC115</td>
</tr>
<tr>
<td>2.1</td>
<td>Light &quot;off&quot;.</td>
<td>+15V supply faulty. Proceed Test 3.</td>
<td></td>
</tr>
<tr>
<td>3.</td>
<td>+15V (a) Dot cycle output 15V P/P 208 us pulse train. (b) Incorrect output.</td>
<td>-15V supply good. Proceed to Test 5.</td>
<td>PC101 PC102</td>
</tr>
<tr>
<td>4.</td>
<td>(a) Incorrect output at one or more of 110, 74.2, 61.12, 56.8, 45.5, speeds. (b) Incorrect output at all speeds.</td>
<td>Oscillator or divider faulty. Proceed to Test 5, and correct.</td>
<td>PC101 PC102</td>
</tr>
<tr>
<td>5.</td>
<td>(a) No output from &quot;Sig&quot;. (b) 8 V P/P replica of dot cycle signal.</td>
<td>Corresponding oscillator faulty. Analyze using PC101 description.</td>
<td>PC111</td>
</tr>
<tr>
<td>6.</td>
<td>Speed &quot;75&quot; baud. Input selector to &quot;+M neutral&quot; Filter &quot;out&quot;.</td>
<td>Divider chain faulty. Analyze using PC102 description, and correct. Proceed to Test 6.</td>
<td>PC110 part of PC110</td>
</tr>
<tr>
<td>ACTION</td>
<td>OBSERVATION</td>
<td>CONCLUSION/CORRECTIVE ACTION</td>
<td>AFFECTED</td>
</tr>
<tr>
<td>--------</td>
<td>-------------</td>
<td>-----------------------------</td>
<td>----------</td>
</tr>
</tbody>
</table>
| 6.1 Set selector to "+M neutral" and change plug from +15V to -15V. | (a) No output  
(b) 8 V P/P dot cycle replica. | Signal conditioning faulty, proceed to test 7.0.  
Signal circuit good except for "+M neutral" component. | PC112 |
| 6.2 Set Filter "In". | (a) 8 V P/P dot cycle  
(b) Incorrect or no output. | Filter good. Proceed to Test 7.  
Filter faulty. Analyze PC111. | |
<table>
<thead>
<tr>
<th>ACTION</th>
<th>OBSERVATION</th>
<th>CONCLUSION/CORRECTIVE ACTION</th>
<th>PARTS AFFECTED</th>
</tr>
</thead>
<tbody>
<tr>
<td>9.0 Connect calibrated signal from distortion test generator to bridge input, see makers instructions; or set up calibration circuit of Fig. 8. Set speed to 4800 baud input selector to &quot;M&quot; neutral, filter &quot;out&quot;. Transition select to &quot;all&quot; code level &quot;sync&quot; distortion to (1) average then (2) peak.</td>
<td>At 4800 bauds, meter should read bias distortion. Exact value of distortion to be calibrated from scope time base readings — or Test generator calibration in both average and peak switch positions.</td>
<td>Analyzer within calibration.</td>
<td></td>
</tr>
<tr>
<td>10.0 Connect dot cycle output to bridging input Fig. 7, code level — &quot;sync&quot;, speed 37.5 baud.</td>
<td>Confirm 200X bit rate TP2 on PC102 with scope.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10.1 Transfer scope to TP1-PC103.</td>
<td>200X bit rate absent or faulty.</td>
<td>Gates Q13 or Q14 or Q15,16; multi faulty. Repair and proceed to 10.2.</td>
<td>PC103 (part)</td>
</tr>
<tr>
<td>10.2 Transfer scope to TP1-PC104.</td>
<td>100X bit rate absent or faulty.</td>
<td>Gate Q7 or flip-flop Q5,6; faulty. Repair and proceed to 11.</td>
<td>PC104 (part)</td>
</tr>
<tr>
<td>11.0 Probe to TP1-PC106.</td>
<td>10X bit rate absent or faulty (erratic).</td>
<td>Decade counter PC106 faulty, repair and proceed to 11.1.</td>
<td>PC106</td>
</tr>
<tr>
<td>11.1 Probe to TP1-104. Set scope for 10 pulses. Transfer probe to TP1-106.</td>
<td>One pulse in same time as 10 pulses at TP1-104. False count</td>
<td>Counter satisfactory, proceed to 12. PC 106 circuitry incorrect check feedback loops.</td>
<td>PC106</td>
</tr>
<tr>
<td>ACTION</td>
<td>OBSERVATION</td>
<td>CONCLUSION/CORRECTIVE ACTION</td>
<td>PARTS AFFECTED</td>
</tr>
<tr>
<td>--------</td>
<td>-------------</td>
<td>-----------------------------</td>
<td>---------------</td>
</tr>
<tr>
<td>12. P</td>
<td>1X bit rate absent or faulty.</td>
<td>Decade counter PC107 faulty. Repair and proceed to 12.1.</td>
<td>PC107 (Part)</td>
</tr>
<tr>
<td>robe to TP1-PC106.</td>
<td>One pulse in same time at 10 at TP1-PC105.</td>
<td>Counter satisfactory, proceed to 13. Counter faulty - check feedback loops, correct, proceed to 13.</td>
<td></td>
</tr>
<tr>
<td>12.1 T</td>
<td>False count (regular)</td>
<td>Bit counter PC105 faulty. Repair and proceed to 14.</td>
<td>PC105</td>
</tr>
<tr>
<td>ransfer probe to TP1-PC105. Set scope for 10 pulses. Transfer probe to TP1-106.</td>
<td>1.6 bit (8 x 1, 8 x 0) absent or faulty.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>13. Transfer scope sync to TP1-PC107. Probe to TP4 (Sync) front panel.</td>
<td>(a) Meter shows steady reading other than 0.</td>
<td>Register flip/flop faulty. Analyze PC108, 109 and correct.</td>
<td>PC108</td>
</tr>
<tr>
<td></td>
<td>(b) Meter shows fluctuating reading.</td>
<td>Early or late gates register faulty, analyze and correct.</td>
<td>PC109</td>
</tr>
<tr>
<td>14. Connect dot cycle output to bridge input - Fig. 7. Speed - 75baud, select &quot;+M neutral. Transition &quot;all&quot;. Code level - &quot;sync&quot;. Distortion - &quot;Average Bias&quot;.</td>
<td></td>
<td>Early gate and register peak gate faulty, analyze and correct. Late gate and register or peak gate faulty, analyze and correct.</td>
<td>PC108, 109</td>
</tr>
<tr>
<td>14.1 Distortion to &quot;Peak Early&quot; Distortion to &quot;Peak Late&quot;</td>
<td>(a) Meter fluctuates.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>(b) Meter fluctuates.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>14.2 Distortion to &quot;Average End&quot;</td>
<td>(a) and (b) occur.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ACTION</td>
<td>OBSERVATION</td>
<td>CONCLUSION/CORRECTIVE ACTION</td>
<td></td>
</tr>
<tr>
<td>--------</td>
<td>-------------</td>
<td>-----------------------------</td>
<td></td>
</tr>
<tr>
<td>15.1 Voltmeter between ground fuse</td>
<td>15 - 20V (depending on load)</td>
<td>Transformer/rectifier good</td>
<td></td>
</tr>
<tr>
<td>15.2 Voltmeter between ground and output TP.</td>
<td>(a) 15V, varies with setting of R6 (b) Low voltage</td>
<td>Supply good</td>
<td></td>
</tr>
<tr>
<td>15.3 Bypass Q1 with clip lead from fuse to output</td>
<td>6.8V between center point R5 and ground</td>
<td>R5, zener diode good. Proceed to 15.4</td>
<td></td>
</tr>
<tr>
<td>15.4 Remove slip lead, check voltages on electrodes Q2 and Q3.</td>
<td>Out of tolerance</td>
<td>Transistors faulty, replace. Proceed to 5.0.</td>
<td></td>
</tr>
</tbody>
</table>
TABLE 2
DOT CYCLE OSCILLOSCOPE PRESENTATION

<table>
<thead>
<tr>
<th>SPEED</th>
<th>TIME (t)</th>
</tr>
</thead>
<tbody>
<tr>
<td>4800</td>
<td>208us</td>
</tr>
<tr>
<td>2400</td>
<td>416us</td>
</tr>
<tr>
<td>1200</td>
<td>833us</td>
</tr>
<tr>
<td>600</td>
<td>1.66ms</td>
</tr>
<tr>
<td>300</td>
<td>3.33ms</td>
</tr>
<tr>
<td>150</td>
<td>6.66ms</td>
</tr>
<tr>
<td>110</td>
<td>9.0ms</td>
</tr>
<tr>
<td>75</td>
<td>13.3ms</td>
</tr>
<tr>
<td>74.2</td>
<td>13.5ms</td>
</tr>
<tr>
<td>61.12</td>
<td>16.4ms</td>
</tr>
<tr>
<td>56.8</td>
<td>17.6ms</td>
</tr>
<tr>
<td>50</td>
<td>20ms</td>
</tr>
<tr>
<td>45.5</td>
<td>22ms</td>
</tr>
<tr>
<td>37.5</td>
<td>26.6ms</td>
</tr>
</tbody>
</table>

\[\text{IV-8}\]
4.3 Printed Circuit Board Descriptions

Oscillator-PC101 Fig. 11

The oscillator board contains 7 modified Hartley crystal oscillators to provide the clock drive for the analyzer. The waveforms may be observed at TP1 on PC102 Fig. 26. If there is any doubt about the frequency, it should be checked with a frequency counter having an accuracy of 1 part in 10⁶ or better. The trimming capacitor should be set to trim the frequencies to those shown in PC101 functional schematic drawing Fig. 11.

Bit and Dot Cycle Generator-PC102 Fig. 12

The oscillator input is applied at Es to a buffer Q1, and then to both divider chains. IC1 and IC2 divide by 256 and provide outputs for use in the counter and gating circuits. IC's 3, 4, and 5, divide by 400 and provide drive to the Dot cycle switch Q3, Q4. This switch will accept a 60 ma. current through J1-T and J1-R. TP2 shows a 5V P/P waveform at 200X baud rate selected. TP3 shows 5V at the Dot cycle rate. (Table 2)

Synchronizer-PC103 Fig. 13

Figure 10 Logic Diagram and Figure 38 for waveforms.

The synchronizer consists of three monostable multivibrators Q5, 6; Q7, 8; and Q15, 16, four binaries Q1, 2; Q3, 4; Q9, 10; and two gates Q13 and Q14.

The 200X bit rate timing signal from the divider passes through gates Q13, Q14 and monostable Q15, 16; for both, start-stop and synchronous operation and is the basic timing for the analyzer. To lock the internal timing signal of the analyzer to the phase and frequency of the incoming synchronous signal, timing pulses are either added to or subtracted from the 200X bit rate timing signal. The synchronizer tracks only the S/M transitions of the incoming signal. Whenever the S/M transition is not in phase with the bit rate interval timing, a correction is made to the 200X bit rate timing signal. If the transition is early, a pulse is subtracted by Q9; 10; to delay the internal timing; and if the transition is late, a pulse is added by Q5, 6. Thus the internal timing of the analyzer is adjusted to that of the incoming signal. However, the baud rate of the internal baud rate of the analyzer to pull in properly.

Adding A Pulse - (line 5 through 12 of Figure 38)

A replica of the input signal, which has an inverted polarity to gnd on Space is connected to a voltage divider made up of R25 and R26. Capacitor C12 provides equalization. The output of the voltage divider is used to trigger binaries Q1,2; and Q9,10; which
of these two binaries will be triggered by the M/S transition of the incoming signal depends on the condition of the Early and Late bit rate bit rate timing signals at the time of the M/S trigger. The Late timing signal, positive during the first half of a bit, is connected to the trigger resistors of Binary Q1,2. When the internal timing is late, the incoming M/S transition causes Q1,2 to change state.

Every second change of Q1,2; triggers binary Q3,4; to produce a positive output. This positive output triggers the oscillator timing 200X bit rate signal from Q13 to trigger monostable Q5,6. The trigger occurs 180° out of phase from the timing signal, from Q14 which triggers monostable Q15,16; the Q6 output of monostable Q5,6; triggers the second input to monostable Q15,16; thereby adding a pulse to the 200X timing signal between the normal pulses. The Q5 output of monostable Q5,6 resets 3,4; to prepare it for the next ADD command from binary Q1,2.

This process of adding pulses is continued until the internal timing is no longer occurring late with respect to the M/S transition.

Subtracting a Pulse Lines 13 through 17 Fig. 38

The subtract circuitry consists of binaries Q9, 10; and Q11,12; and gate on PC105.

When the internal timing is early with respect to the M/S transition of the data signal, Binary Q9,10; is triggered. Every second change in state of Q9,10; produces a trigger for binary Q11,12; causing Q12 to go negative. This negative signal is connected to one input of stop gate on PC105 and prevents timing signals from passing through the gate. This lasts for one count only, since the Q15 output of Q15,16; resets binary Q11,12; to eliminate the negative signal at Q12. This reset occurs as shown in Figure 38 and results in the deletion of one and pulse from the 200X bit rate timing signal for each positive excursion of binary Q11,12.

The maximum correction rate is 1/400 bit per bit and requires a complete dot cycle.

Transfer Gates Fig. 39 and 100X Bit Generator-PC104 Fig. 14

The sample pulse is AC coupled to gates Q1 and Q3. The passage of sampling pulses through these gates is then controlled by five input elements:

1. Q1,Q3 will pass only transfers occurring EARLY
2. Q3,Q4 will pass only transfers occurring LATE

as determined by X1 bit rate output of decade counter
2. No transfer will pass for the Start transition (first M/S in a character) - the inhibiting signal comes from bit counter output.

3. The TRANSITION SELECT diode gates CR1 through CR4 restrict passage of transfers to the selected time interval.

4. For EARLY PEAK operation no late transfer pulses will pass through Q1.
For LATE PEAK operation no early transfer pulses will pass through Q3.

5. For all peak operation the output peak Flip-Flop PC110 will prevent transfers from passing through Q1 or Q3, unless they represent a distortion higher than that already stored in the Register.

The surviving Transfer pulses are those selected for measurement. They are passed through the inverter driver gates Q2 and Q4 before triggering the Register.

The transition select gate, CR1 through CR4 is selected by the switch to produce a positive enabling signal of one bit duration, starting 1/2 bit before and ending 1/2 bit after the proper transition time for the selected transition. This allows gates Q1 and Q2 to pass sampling pulses only during the selected transition interval.

100X Bit Generator

The binary Q5,6; divides the output of the gate Q7 by two. Gate Q7 is controlled by a stop pulse generated by the bit counter and the input signal in Start/Stop operation. In synchronous operation, the subtracting output from the synchronizer is operative to remove pulses from the stream.

Bit Counter and Timing Control-PC105 Fig. 15, Fig. 40

The bit counter consists of 5 binaries Q1,2; Q3,4; Q5,6; Q7,8; Q9,10; and 3 gates Q11, Q12, A13.

The zero output of the X1 bit counter is applied through D to drive the bit counter through a sequence set by the transition select switch. It creates a 1/2 bit offset at the beginning of each character. The decoded output is a pulse 1 bit wide equally spaced about the selected transition. The counter output stages are connected through the Code Level switch to gate Q11 to generate a negative stop pulse. This is inverted in Q12 to drive Q13 and provide reset to the decade counter. Q13 is also controlled by the data signal repeater so that when it changes to start
(M/S transition) the bit counter is reset. In synchronous operation diodes CR15, 16, 17, serve to inhibit the timing signal and also allow subtract pulses from the synchronizer to eliminate excess bits.

High Speed Decade Counter-PC106 Fig. 16 Fig. 39

High Speed Decade Counter-PC107 Fig. 17 Fig. 39

These counters are basically identical synchronous binary decade counters cascaded to divide by X100. PC107 provides the final bit rate output to the bit counter and elsewhere. The input is X100 bit pulse stream from PC104 bit generator. The outputs of each binary are applied to the corresponding register binaries, and are reset by the character reset pulse generated in the bit counter gates.

Distortion Indicator Register-PC108 Fig. 18 Fig. 41
Distortion Indicator Register-PC109 Fig. 19 Fig. 41

These two boards correspond binary for binary to the high speed decade counters and register both the decade counter count and its complement. The first seven elements supply current for the digital to analog summing network to the distortion meter. The eighth controls (X1 bit rate) the mark and space indicator lights. The register readout to the summing network is controlled by the early and late transfer gates which transfer the counter binary states to be held by the corresponding register binaries. Late transfer transfers the count and Early transfer transfers the complement. This automatically ensures that the meter current corresponds to the distortion D and not (50-D) regardless of whether bias or end distortion is being observed. A pulse from the astable 4 second multivibrator on PC110 provides reset to 0 for reading peak distortion automatically.

Peak Transfer Control-PC110 Fig. 20 Fig. 39

This board contains 3 separate circuits.

Automatic Reset Multivibrator Q5;6;  
This provides a pulse every 4 seconds for resetting registers to zero when automatically sampling peak distortion.

Data Signal Repeater Q1,2; and Sample Pulse Generator Q3,4;  
The data signal repeater is a Schmitt trigger binary which provides a fast rise time replica of the data signal to be analyzed. This ensures accurate transitions even though the signal may have low frequency components that create a slow rise time.

IV-12
The sample pulse generator provides short pulses corresponding to the mark and space transitions generated by the signal repeater. These pulses operate the gates to the counting circuits.

**Peak Transfer Control**

This consists of two gates Q7, Q10, driving a binary Q8,9. Q7 gate is controlled by early transfer, Q10 by late transfer. Each has an input derived from a peak logic summing network in the register. Each network consists of a group of 7 gates each consisting of two diodes and one 16K ohm resistor, with common output, e.g., (PC109-D-R18,19,31 and PC108-N-R15,19,47,48). These function as "AND" gates. The 2 inputs to each gate come from the counter and register respectively. When the counter exceeds the register, the sum opens the gate and the flip-flop generates pulses which are fed to the transfer gates until the register has caught up to the new peak count, which is then held by the register for readout on the meter.

**Bridging Input Circuit-PC111 Fig. 21 Fig. 40**

Bridging input signals are reduced to a common P/P amplitude at the junction of R2 and R4. Depending on whether polar or neutral signals are present, bias to amplifier Q1 is added to compensate. The signal is switch selected at the inverter gate outputs Q2, Q3 for positive or negative marking sense, and applied to Q4 to provide a positive going signal for subsequent conditioning.

Q5,6 is a threshold detector which accepts bridging or series signals and provides fast transitions at mark or space. Its output passes to the digital filter Q7,8 which removes transients of less than 0.5 ms and is only in circuit for signals operating at 75 baud or lower speeds. The filter is adjusted by R29 so that at 75 bauds the same waveshape is observed at Y regardless of whether the filter is in or out of circuit. The filter output passes to the data signal repeater or PC110.

**Power Supply** Fig. 22

There are three regulated dc voltages used in the unit, +15, -15 volts and -5 volts referred to ground.

The +15 volts and -5 volts are shunt regulated by zener diodes and may be short circuited without resulting in damage to unit.

The -15 volts supply is a series regulated type fused for current overloads, and adjustable by means of variable resistor PC115-R6.
4.4 Functional Elements Fig. 50 through 53

The following material indicates tests and methods for isolating faulty components. The figures show typical circuit configurations.

Binaries (flip-flop) Fig. 50

If the flip-flop circuit is dc stable, grounding the bases of Q1 and Q2 alternately will cause the circuit to flip back and forth between its two stable states. A second check involves the ac trigger circuits each consisting of a capacitor, resistor, diode combination. There is at least one trigger circuit connected to each transistor base. Apply a signal to each input in turn to check the collectors of Q1 and Q2 to determine which one is at ground and does not turn off. The trigger circuit associated with that transistor is suspect. The most probable cause of trouble is a defective diode. A volt-ohm meter in the circuit will show the forward resistance of a good diode to be under 20 ohms, while the reverse resistance will normally be in the range 200K to 400K ohms.

PNP Gates Figure 51

If a gate is found to be not operating check the base waveform on the oscilloscope. For the transistor to saturate the base must be negative about -0.2 volts with respect to the emitter and to be cut-off the gate must be positive (and about 1 volt). If either one of these conditions exists steadily then the gate collector will stay at the appropriate voltage without changing and the inputs to the gate should be checked. A base voltage more negative than -0.2 volts with respect to its emitter indicates an open circuit.

To determine whether a transistor which is saturated is defective, short the base to the emitter; this should cut the transistor off, producing a negative voltage at the collector.

If the defect keeps the gate always cut-off, check the forward resistance of transistor base to emitter and base to collector junctions for an open circuit.

Monostable Multivibrator Fig. 52

A monostable multivibrator is similar to a Binary except that it has only one stable state. The stable condition is Q1 conducting and Q2 "off". To determine whether the circuit is dc stable, ground the base lead of Q1 to turn it off. The collector of Q1 should go negative and the collector of Q2 should go to ground. If Q1 does not turn off, (1) it may have an internal
collector to emitter short, or (2) the collector is grounded externally. If Q2 does not turn on, going to ground, it may have a base to emitter open or a base to collector open. Open circuits between collector of Q1 to base of Q2 are another possible cause. The dc check, therefore, will locate faulty transistors, resistors or connections within the monostable circuit.

The other source of trouble can be the ac triggering circuit made up of a capacitor, resistor, and diode. At least one such combination is connected to the base of Q1. The most probable trouble is a defective diode.

**Schmitt Triggers** Fig. 53

Since a trigger has two stable states controlled by the input signal level, the first check outlined for the binary is applicable.
SECTION V
WARRANTY

Circuit Data Corporation, hereinafter referred to as Circuit Data, warrants the equipment (except tubes, semi-conductors, fuses, lamps, batteries and articles made of glass or other fragile or other expendable materials) purchased hereunder to be free from defect in materials and workmanship under normal use and service, when used for the purposes for which the same is designed, for a period of one year from the date of delivery F.O.B. factory. Circuit Data further warrants that the equipment will perform in a manner thereto accompanying the formal equipment offer.

Circuit Data will replace or repair any such defective items, F.O.B. factory, which may fall within the stated warranty period, PROVIDED:

1. That the defect is not the result of damage incurred in shipment from or to the factory.

2. That any claim of defect under this warranty is made within sixty (60) days after discovery thereof and that inspection by Circuit Data, if required, indicates the validity of such claim to Circuit Data's satisfaction.

3. That the equipment has not been altered in any way either as to design or use whether by replacement parts not supplied or approved by Circuit Data, or otherwise.

4. That any equipment or accessories furnished but not manufactured by Circuit Data, or not of Circuit Data design, shall be subject only to such adjustments as Circuit Data may obtain from the supplier thereof.

Electron tubes or semiconductors furnished by Circuit Data, but manufactured by others, bear only the warranty given by such other manufacturers.

Circuit Data's obligation under this warranty is limited to the repair or replacement of defective parts with the exceptions noted above.

At Circuit Data's option any defective part or equipment which falls within the warranty period shall be returned to the factory for inspection, properly packed with shipping charges prepaid. No parts or equipment shall be returned to Circuit Data unless a return authorization is issued by Circuit Data.
No warranties, express or implied, other than those specifically set forth herein shall be applicable to any equipment manufactured or furnished by Circuit Data and the foregoing warranty shall constitute the Buyer's sole right and remedy. In no event does Circuit Data assume any liability for consequential damages, or for loss, damage or expense directly arising from the use of Circuit Data Products, or any inability to use them either separately or in combination with other equipment or materials or from any other cause.
OPERATING AND SERVICE MANUALS

A manual is supplied with each new instrument. Extra manuals for Circuit Data instruments are available at reasonable cost.

MAINTENANCE AND REPAIR PARTS

PARTS IDENTIFICATION

Every Circuit Data instrument manual has a "Table of Replacement Parts" to make it easy to identify parts. Parts are identified where possible, by JEDEC number or manufacturer's part number minimizing any possible confusion resulting from "CIRCUIT DATA-ONLY" part numbers.

If further assistance is required in identifying replacement parts, call Circuit Data sales office.

ORDERING PROCEDURES

REPAIR PARTS

When ordering a replacement part or spares, please specify (1) Circuit Data or other part number, as appropriate, (2) its complete name as indicated in the "Table of Replacement Parts". Since the characteristics of any given component may have been altered in subsequent production changes, take this information from the Operating and Service Manual originally received with the instrument. An order for a part without the stock number, must include the instrument model and serial number, a complete description of the part and its location within the instrument.

REPAIR SERVICE

Circuit Data will repair any defective instrument which may within warranty. Transportation costs will be paid by the user. Instruments that have exceeded the warranty period will be repaired at the customer's expense.

NEW EQUIPMENT

Please specify the catalog model number, and the name of the instrument. To prevent misunderstanding, include significant parameters and modifications to the standard specifications. Whenever special options or features, such as color, non-standard power line voltage, etc., are required, include specific details.

PRICE AND DELIVERY INFORMATION

Please consult Circuit Data sales office for prices and current delivery information. Circuit Data reserves the right to
change specifications, designs, models or prices without notice and without liability for such changes. Quoted prices are firm for 60 days.

Orders should be addressed to Circuit Data Corporation
145 Michael Drive
Syosset, New York 11791

SHIPPING AND DELIVERY

Terms are F.O.B., Syosset, New York in non-returnable shipping containers. MIL and wood crate packaging is available at additional cost. Instruments will be shipped in accordance with our acceptance of the order. Circuit Data will expedite delivery to meet requirements wherever possible.

PAYMENT

Terms of payment in the U.S.A. are net 10 days. Unless credit has already been established, shipments will be made C.O.D., or on receipt of cash in advance. Shipments will be invoiced at prices in effect at date of acceptance of order unless otherwise agreed to in writing.

TERMS FOR INTERNATIONAL SALES

An irrevocable letter of credit confirmed by a New York City bank is required, payable against shipping documents. Shipping is F.O.B., Syosset, New York. The buyer agrees to pay all shipping charges and any additional costs such as insurance, duties, taxes or fees incurred in connection with export from the U.S.A. or import into a foreign country. An import certificate should be sent with purchase order in order to expedite our obtaining an export license when necessary.
FIG #3 DISTORTION DIAGRAM
FIGURE 4

+15 V DC → DOT CYCLE JACK

GRD → GROUND

SCOPE

VERTICAL INPUT

FIGURE 5

+15 V DC → DOT CYCLE JACK

GRD

Lo → Hi

GRD

BRIDGING INPUT

SCOPE

“SIGNAL”

GRD

TEST CIRCUITS
**Figure 6**

+15 V DC \(470\Omega\) SERIES JACK DOT CYCLE JACK

GRD

"SIGNAL"

SCOPE

GRD

**Figure 7**

+15 V DC DOT CYCLE JACK

GRD

Lo Hi

BRIDGING INPUT

TEST CIRCUITS
THIS CIRCUIT IS NOT OF HIGH ACCURACY, UNLESS CALIBRATED INDEPENDENTLY. IT SHOULD BE USED ONLY FOR FIELD CHECK.

CALIBRATION CIRCUIT  

FIGURE 8
DOT CYCLE OUTPUT

ONE SHOT OUTPUT №1

ONE SHOT OUTPUT №2

DISTORTION IS APPROXIMATELY 25%, CALIBRATE AGAINST SCOPE TIME BASE AT BAUD SPEED ""

CALIBRATOR TIMING DIAGRAM

FIGURE 9
NOTES: UNLESS OTHERWISE SPECIFIED,
1. ALL RESISTORS ARE IN OHMS, 1% OR 2.5%
2. ALL CAPACITORS VALUES ARE IN PF

SELECT AT TENT

FIGURE II
NOTES: UNLESS OTHERWISE SPECIFIED:
1. ALL RESISTORS 1/4W 5%

COMPONENTS NOT USED:
C10

FIGURE 12
NOTES
1. UNLESS OTHERWISE SPECIFIED: ALL RESISTORS IN & BELOW ARE ½ W, ±1%, TOL. (OHMS) AND
   ALL OTHERS ARE ½ W, ±5%, TOL. (OHMS).
2. ALL CAPACITOR VALUES IN PF
3. ALL DIODES ARE 7/162Z
4. PIN A-1 → -15V
5. PIN X-20 → +15V
6. PIN Z-22 → GROUNDED
7. NUMBERS INSIDE SQUARE ARE PIN NO.

FIGURE 13
NOTES
1. UNLESS OTHERWISE SPECIFIED: ALL RESISTORS 1/4 W. 1/8 W. E. 2k ohms (CHROM) AND
   ALL TRANS. ARE 1/8 W. 2k ohms (CHROM)
2. ALL CAPACITOR VALUES IN PF
3. ALL VOLTAGES ARE REPA
4. REAR PANEL INVERTER ARMS PINS 8
5. ALL TERMINALS ARE 2nd and 3rd
NOTES: UNLESS OTHERWISE SPECIFIED,
1. ALL Resistors ARE IN OHM 1/4W 5%. ALL Resistors IN 1 OHM ARE 1/2W 5% TOL.
2. ALL Capacitor VALUES ARE IN PF 15%
3. ALL Diods ARE 7103Z.
4. NUMBERS INSIDE SQUARE ARE PIN #
5. ALL TRANSISTORS ARE 2N3678

FIGURE 17
FIGURE 20
NOTES: UNLESS OTHERWISE SPECIFIED:
1. ALL RESISTORS 1K AND BELOW ARE 1/2W 5% ALL OTHERS ARE 1/4W, 1/2W, 1/4W.
2. ALL CAPACITORS ARE IN PF ±5%
3. NUCI AND SQUARE ARE PIN #.
4. ALL DIODES ARE 1N5432.
NOTES: UNLESS OTHERWISE SPECIFIED
1. ALL RESISTORS ARE IN OHMS, ±5%
2. ALL CAPACITORS ARE IN UF, ±5%

FIGURE 22
<table>
<thead>
<tr>
<th>NAME</th>
<th>NO.</th>
<th>COLOUR</th>
<th>LENGTH</th>
<th>STEP FROM</th>
<th>STEP TO</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>NAME</th>
<th>NO.</th>
<th>COLOUR</th>
<th>LENGTH</th>
<th>STEP FROM</th>
<th>STEP TO</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>NAME</th>
<th>NO.</th>
<th>COLOUR</th>
<th>LENGTH</th>
<th>STEP FROM</th>
<th>STEP TO</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>NAME</th>
<th>NO.</th>
<th>COLOUR</th>
<th>LENGTH</th>
<th>STEP FROM</th>
<th>STEP TO</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>NAME</th>
<th>NO.</th>
<th>COLOUR</th>
<th>LENGTH</th>
<th>STEP FROM</th>
<th>STEP TO</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
NOTES:
1. See separate parts list PL1000H.
2. Conformal coating to be applied after electrical inspection.
COLUMBIA TECHNICAL CORP. 11/14/80

FIGURE 25
### Parts List

<table>
<thead>
<tr>
<th>No.</th>
<th>Part No.</th>
<th>Description</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>200X</td>
<td>BAUD RATE 200X</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>CDA-770</td>
<td>ASS EMB LY</td>
<td></td>
</tr>
</tbody>
</table>

#### Component Breakdown

- **Resistors (RC)**
  - RC07: Various values (e.g., 1K, 1/4W)
  - RC20: Various values (e.g., 220, 1/4W)

- **Capacitors (C)**
  - Various types and values (e.g., 22uF, 20V)

- **Transistors**
  - 2N3439, 2N3819, etc.

- **Other Components**
  - Diodes, Resistors, Capacitors, Transistors, etc.

#### Diagram

[Diagram showing component placements and wiring connections]

**FIGURE 26**
<table>
<thead>
<tr>
<th>SNO</th>
<th>PART NO.</th>
<th>DESCRIPTION</th>
<th>REF.</th>
<th>MEMO</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>PC780007</td>
<td>P.C. BOARD</td>
<td></td>
<td></td>
</tr>
<tr>
<td>02</td>
<td>D6C03JO0J</td>
<td>CAPACITOR, Fixed 10µF, 250VDC</td>
<td>0.01</td>
<td></td>
</tr>
<tr>
<td>03</td>
<td>C2 1</td>
<td>CAPACITOR, Fixed 4.7µF, 500VDC</td>
<td>0.01</td>
<td></td>
</tr>
<tr>
<td>04</td>
<td>D6ED560J03</td>
<td>DIODES</td>
<td>0.01</td>
<td></td>
</tr>
<tr>
<td>05</td>
<td>SCOM</td>
<td>RESISTORS, FIXED 12K</td>
<td>0.01</td>
<td></td>
</tr>
<tr>
<td>06</td>
<td>CR25</td>
<td>TRANSISTORS</td>
<td>0.01</td>
<td></td>
</tr>
<tr>
<td>07</td>
<td>N2835</td>
<td>TRANSISTORS</td>
<td>0.01</td>
<td></td>
</tr>
<tr>
<td>08</td>
<td>7717N44N</td>
<td>TRANSISTOR PAD</td>
<td>0.01</td>
<td></td>
</tr>
<tr>
<td>09</td>
<td>4P1</td>
<td>TEST JACK (YELLOW)</td>
<td>0.01</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>C6</td>
<td>CAPACITOR, Fixed 5µF, 250VDC</td>
<td>0.01</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>C100</td>
<td>RESISTORS, FIXED 120K</td>
<td>0.01</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>1A20</td>
<td>RESISTORS, FIXED 820K</td>
<td>0.01</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>C6</td>
<td>CAPACITOR, Fixed 5µF, 250VDC</td>
<td>0.01</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>D6ED560J03</td>
<td>DIODES</td>
<td>0.01</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>C6</td>
<td>CAPACITOR, Fixed 5µF, 250VDC</td>
<td>0.01</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>D6ED560J03</td>
<td>DIODES</td>
<td>0.01</td>
<td></td>
</tr>
</tbody>
</table>

**FIGURE 31**
FIGURE 32
<table>
<thead>
<tr>
<th>ITEM NO.</th>
<th>DESCRIPTION</th>
<th>PART NO.</th>
<th>PARTS ISSUE</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>PC-1009</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>PC-1010</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>PC-1011</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>PC-1012</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>PC-1013</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>PC-1014</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>PC-1015</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>PC-1016</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>PC-1017</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>PC-1018</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>PC-1019</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>PC-1020</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>PC-1021</td>
<td>1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTES:
1. SEE SEPARATE PARTS LIST PL740009
2. CONFIRMING COATING TO BE APPLIED AFTER ELECTRICAL INSPECTION
   CALIBRA TECHNICAL CORP. UNI-M20

FIGURE 33
FIGURE 34
FIGURE 36
A, OSCILLATOR & COUNTDOWN SYNCHRONIZER

FIGURE 38
100 X BIT RATE

10 X BIT RATE

WAVEFORMS FOR 1 X BIT RATE
SAME AS ABOVE AT 1/10 THE SPEED

TRANSFER & DECADE COUNTER

FIGURE 39
TELEGRAPH CHARACTER Y

LOW IMPEDANCE SERIES INPUT

FREQ OF OSC. 1 TO 2 MC

2 VOLTS APPROX.

INPUT CIRCUIT

NOTE 1
6 1/2 BITS ON 5 UNITS

NOTE 2
CLAMPED TO GRID FOR SYNCHRONOUS OPERATION

B. INPUT & BIT COUNTER

FIGURE 40
REGISTER & PEAK LOGIC
BINARY FLIP-FLOP

FIGURE 50
MONOSTABLE MULTIVIBRATOR

**Figure 52**
ERRATA SHEET #1

Fig. 26  Item 18  Delete "1C4"  Substitute "1C5"
Fig. 26  Item 19  Delete "5"  Substitute "4"

Fig. 30  Item 8  Add "41, 42" to Designation

15 December 1970
The following units bear the designation "DOT CYCLE" on the front panel output signal jack. All other units bear the designation "REVERSALS". The function of the jack and the signal is not changed.

770540 770541 770542 770543 770544 770545 770546 770547 770548 770549 770550 770551 770552 770553 770554 770555 770556 770558 770559 770561 770562 770563 770564 770565 770566 770567 770568 770569 770570 770571 770572 770573 770574 770575 770576 770577 770578 770579 770580 770581 770582 770583 770584 770586