INSTRUCTION MANUAL

MODEL 1306

MESSAGE GENERATOR

NOTICE

One diode type used in this equipment is identified in the parts lists and schematic diagrams as General Electric Type 1N4009. In actuality, however, this diode type may have been replaced with Fairchild Types FD100 or FDH600. Both the FD100 and the FDH600 are directly interchangeable with the 1N4009. The Type FDH600 is physically smaller than the Type FD100 and is used on matrix boards where vertically mounted diodes are required.

> November 1967 Reprinted May 1968

CHANGE NOTICE

~	^	~	
- 4	11	h	
	v	v	

-

or
tem 10
two arts m't pha,
1 059
•
r 611-

٣

CHANGE NOTICE

1306

+	T			1300	
CHANGE	SECTION	PAGE	FIG.	REFERENCE	CORRECTION
8	V VI		5 - 3 6 - 4	Q35	$P \leftarrow \begin{array}{c} R87 \\ 6.8 \\ \hline \end{array} \qquad \qquad$
					R97 ≥ 120K ≥ R88 1K -12
_					Added 120K resistor R97 from base of Q35 to -12 volt supply. Changed R87 to 6.8K.
	V		5 - 9	J2 and J6	Wire 49 changed to go from J2-4 to J6-7. Wire 50 changed to go from J2-X to J4-P.
					12 June 68
	•				

CONTENTS

SECTION		PAGE
I	INTRODUCTION	1-1
II	INSTALLATION	2 - 1
III	OPERATION	3 - 1
IV	THEORY OF OPERATION	4 - 1
V	SCHEMATIC DIAGRAMS	5 - 1
VI	ASSEMBLY DRAWINGS	6-1

ILLUSTRATIONS

FIGURE

1-1	Model 1306 Message Generator
2 - 1	Output Signal Connections
2 - 2	Universal Speed Chip Board (Bottom View)
2 - 3	Component Side View Of Matrix Board N0453
4 - 1	Block Diagram, Model 1306
4 - 2	SN7490N Decade Counter Logic
4 - 3	SN7441N BCD-To-Decimal Decoder Logic
5 - 1	Schematic, Time Base Circuits
5 - 2	Schematic, Parallel-To-Serial Shift Register
5 - 3	Schematic, Matrix Scanning Circuits
5 - 4	Schematic, Matrix Circuits
5 - 5	Schematic, Optional Isolated Polar Keyer
5 - 6	Schematic, Optional Isolated Neutral Keyer
5 - 7	Schematic, Low Level Power Supply
5 - 8	Schematic, Optional Loop Power Supply
5 - 9	Wiring Diagram, Model 1306
6-1	Assembly, Model 1306
6 - 2	P.C. Board Assembly, Time Base Circuits
6 - 3	P.C. Board Assembly, Parallel-To-Serial Shift Register
6 - 4	P.C. Board Assembly, Matrix Scanning Circuits
6 - 5	P.C. Board Assembly, Matrix Circuits
6 - 6	P.C. Board Assembly, Optional Isolated Polar Keyer
6 - 7	P.C. Board Assembly, Optional Isolated Neutral Keyer
6 - 8	P.C. Board Assembly, Low Level Power Supply

ILLUSTRATIONS (cont.)

FIGURE	
6 - 9	Assembly, Optional Loop Power Supply
6 - 1 0	Assembly, Switch And Lights Bracket
6-11	Assembly, Switch And Transformer Bracket
6 - 1 2	Assembly, Output Filter




Figure 1-1. Model 1306 Message Generator

SECTION I

INTRODUCTION

1,1 PURPOSE OF EQUIPMENT

The Model 1306 Message Generator is designed to serve as a continuous source of standard 5-level teleprinter code for testing the operation and quality of telegraph terminal systems. The character sequence can be wired to provide a message length of 1 to 80 characters with individual characters tailored to customer requirements.

1.2 PHYSICAL DESCRIPTION

The Model 1306 is an all solid-state device containing five plug-in printed circuit boards housed in an aluminum cabinet 19 inches wide, 18 inches deep, and 1-3/4 inches high. The top cover of the cabinet is removable for maintenance and troubleshooting. Front panel items include two indicator lamps, a mode switch, a power switch, and a slot for accepting miniature plug-in printed circuit boards called "speed chips." The speed chip is the means by which the output baud rate is selected. A separate speed chip is required for each baud rate.

1.3 SPECIFICATIONS

A list of specifications for the Model 1306 Message Generator is contained in table 1-1.

Table 1-1. Specifications, Model 1306 (cont.)

Step Circuit	Requires a neutral or polar positive logic level with a minimum duration of 1 millisecond. (Circuit reads a sin- gle character from unit for each step pulse.)
	Requires a neutral or polar positive logic level with a minimum duration of 1 millisecond. (Circuit reads a complete message from unit for each burst pulse.)
Power Requirements	115 vac, 50/60 Hz, at approximately 15 watts (can be switched internally for 230 vac operation).
Dimensions	Height: 1-3/4 inches Width: 19 inches Depth: 18 inches
Weight	Approximately 10 pounds

SECTION II

INSTALLATION

2.1 UNPACKING AND INSPECTION

Carefully unpack and remove the Model 1306 Message Generator from its shipping container. Inspect the unit for damage. If any damage is found, file a written claim with the shipping agency. Send a copy of this claim to Frederick Electronics Corporation, P.O. Box 502, Frederick, Maryland 21701.

2,2 POWER REQUIREMENTS

The Model 1306 is normally shipped ready to operate on 105-125 vac, 47-63 Hz. The unit will also operate on 210-250 vac, 47-63 Hz by repositioning an internal 115/230-volt slide switch. This switch is mounted inside the unit on a bracket which also mounts transformer T1. The switch is locked in the 115-volt position. To change to the 230-volt position, proceed as follows:

- 1. Remove power plug from a c outlet.
- 2. Remove top cover of Model 1306.
- 3. Locate switch and loosen screw holding locking plate.
- 4. Slide switch to 230-volt position and tighten screw. The unit will now operate on 230-volts a-c.
- 5. Replace cover and insert power plug into 230 vac outlet.

2.3 MOUNTING

The Model 1306 is designed to mount in a standard 19-inch equipment rack. A vertical rack space of 1-3/4 inches is required. If slide mounting is desired, use Chassis Trak part C-300-S-20.

2.4 OUTPUT SIGNAL CONNECTIONS

Figure 2-1 shows the output signal connections for the Message Generator Make those connections that apply to particular operating requirements and ignore those that do not apply,

Refer to details 1 and 2 for instruction in the methods of assembling cable plugs. Allow sufficient slack in the cabling to avoid strain on leads or connectors and to allow the unit to be fully withdrawn when slide mounted.

2 4 1 HIGH LEVEL CONNECTIONS TB1

When an optional High Level Keyer is plugged in, the contacts of the keyer's electronic relay will appear at TBL. Under this condition, pin 4 is the common or swinger contact, pin 3 is closed to pin 4 for mark, and pin 5 is closed to pin 4 for space. Neutral




Figure 2-1. Output Signal Connections (C1345)













Step 1. Strip about 1/8-inch of insulation from end of lead wire. Wire gauge range: #20 through #24 stranded conduc-tor.


Step 2. Select appropriate pin type and lay lead wire in connector pin valley so that end of insulation is centered at notch between tabs.

Step 3. Using long nose or chain nose pliers, fold down one tab over exposed conductor wires.

- Step 4. Fold down opposite tab over conductor wires.
- Step 5. Solder crimped conductor to pin. Do not let solder flow towards pin tip. Avoid melting wire insulation.
- Step 6. After pin has cooled, fold down a clamp tab over wire insulation.

Step 7. Fold down the remaining tab over wire insulation to complete pin assembly.

Detail 1. Connector Pin Assembly



As shown above, the complete cable plug is formed by inserting the lead wire and pin assemblies into the proper holes in the rear of the nylon connector body. A small screwdriver blade or similar tool may be used to assure full pin seating by placing the tool along the wire and pressing end-wise on the shoulder formed by tabs wrapped around the wire insulation. Proper seating obtains when the barbs on the pin sides have expanded beyond the hole diameter as viewed from the mating side of the connector plug.

Removal of pins from the connector body for replacement or wiring alterations may be facilitated by the tool listed below. The tool works by collapsing the retaining barbs on a pin so that it may be pulled out.

A hand operated crimping tool is available and may be desirable whenever large numbers of connections are required.

The following items are manufactured by:

Molex Products Company 5224 Katrine Ave. Downers Grove, Ill. 60515

Removal toolPart Numbers:HT-1010-2BHand crimping toolHT-1031-CPlug connector body1360-PMale connector pin1380Female connector pin1381

Detail 2. Connector Assembly

keyers use only pins 3 and 4 The keyer outputs are not polarity sensitive, but an EXTERNAL CURRENT LIMITING RESISTOR MUST BE USED to set loop current to a value below 100 ma. The output keyer is protected with a 1/10 ampere fuse in both the mark and space leads. When driving an inductive load, an additional appropriate resistorcapacitor arc suppressor should be used across the electronic relay contacts.

The optional telegraph Loop Power supply output appears at pins 1 and 2, with pin 2 as the positive terminal. The power supply is capable of continuously supplying a maximum of 100 ma. The voltage may range from 120 volts (full load) to 150 volts (open circuit).

CAUTION

The optional telegraph Loop Power Supply is not protected by internal current limiting or fusing. As a result, a continuous short circuit or current overload may cause equipment damage before the primary power fuse functions. Therefore, check all connections before applying primary power

When both high level and low level connections are made, it is desirable to keep the cabling separate to avoid introducing noise into the low level circuits. Either physical separation or shielding would be satisfactory.

2.4.2 LOW LEVEL CONNECTIONS - J6

The logic level output at pin 7 is a polar signal which alternates between ±10 volts (open circuit), and which provides at least a ±6 volt level when loaded with 1000 ohms to ground (pin 12). Mark is normally the negative level.

2.5 SELECTING OPERATING MODES

2.5.1 STEP AND BURST MODES

The step and burst circuits are controlled by an external signal applied between pin 8 or pin 11 and ground (pin 12) of connector J6. The required voltage for either circuit is +6 volts minimum. This voltage may be supplied externally from a neutral or polar logic level source, or, if desired, the positive Model 1306 power supply level may be switched by remote switch or relay contacts. The positive power supply level is available at pin 6 of J6. The step or burst pulse duration must be at least one millisecond.

If the step mode is selected, the burst circuit must be clamped on by connecting a jumper from pin 6 to pin 11 of J6. If the burst mode is selected, pins 6 and 8 must be jumpered. The front panel MODE switch remains in the STEP position for both burst and step operation. Refer to details 1 and 2 for connector fabrication data.

2.5.2 POSITIVE OR NEGATIVE MARK LOW LEVEL OUTPUT

- 1. Remove Output Register board N0375A from Model 1306.
- 2. Locate MARK + eyelets (adjacent to TP1).

NOTE

For a negative mark, perform step 3; for a positive mark, perform step 4.

- 3. Bend and insert a U-shaped jumper between center eyelet and - eyelet for negative mark (EIA) output.
- 4. Bend and insert a U-shaped jumper between center eyelet and + eyelet for positive mark output.
- 5. Solder eyelets selected in step 3 or 4 above and clip excess lead length.
- 6. Replace board N0375A in Model 1306.

2.5.3 1.5-UNIT STOP BIT

There are two methods of obtaining a 1.5-unit output stop bit: The first method requires wiring of low level connector J6; the second method requires wiring of Output Register board N0375A.

- a. J6 Connector Wiring
 - 1. Refer to details 1 and 2 for connector fabrication data.
 - 2. Connect a jumper from pin 9 to pin 12.
- b. Output Register Board Wiring
 - 1. Remove register board N0375A from Model 1306.
 - 2. Locate ½-UNIT STOP eyelets. Bend and insert a Ushaped jumper between eyelets.
 - 3. Solder both eyelets and clip excess lead length.
 - 4. Replace board N0375A in Model 1306.

2.6 OUTPUT RATE SELECTION

The Model 1306 is capable of operating at speeds up to 1300 baud. The different baud rates are obtained by means of miniature printed circuit boards (called speed chips) which plug into the time base board through the front panel of the unit. Each unit is shipped from the factory with two speed chips, one of which is prewired for a user-specified baud rate, and one which is left unwired for user's selection and completion. The unwired or universal speed chips may be wired for any baud rate desired. When inserting a speed chip, make sure that the side marked TOP is facing upward.

The time base circuit consists of a 38.4 kHz crystal oscillator and a 10-stage binary counter. The binary counter divides the oscillator output. Thus, by sampling individual or combined counter stage outputs, any integral division from the basic oscillator frequency to 1/1024 of the frequency may be obtained.

The speed chips provide the means of setting a particular binary division rate. Factory-wired speed chips are available for all standard telegraph rates. (See table 2-1.) In the absence of a speed chip, the unit operates at 37.5 baud. With data rates for which there is no standard chip, a universal speed chip can be wired to provide any baud rate within the range of the equipment.

2.6.1 UNIVERSAL SPEED CHIP

An illustration of the universal speed chip is shown in figure 2-2. The speed chip has a system of hole-pairs numbered so that each represents a different binary division factor in the time base circuit. Hole-pair 1 and hole-pair 16 are identified in figure 2-2. Notice that the common track connects to one hole of each hole-pair. A particular binary division factor is selected by soldering a small U-shaped wire between the two holes of a numbered pair. For example, if a division factor of 86 is required, jumper wires are connected at hole-pairs 2, 4, 16, and 64.

The division factor related to a specific rate is found from the formula:

Division Factor = $\frac{Crystal \ Frequency \ in \ IIz}{Desired \ Baud \ Rate} \times 1/2$

Once the division factor is found, the proper hole-pairs to be wired can be determined. An example of this process is given for a baud rate of 200.

1. Determine division factor.

Division Factor = $\frac{38,400 \text{ Hz}}{200 \text{ Baud}} \times 1/2 = 96$

NOTE

Since the time base circuitry overall division ratio is necessarily even, any fractional result obtained from the formula must be reduced or increased slightly to produce a valid division factor.

Baud Rate	Part Number Cl194-
45.5	1
50.0	2
56.9	3
74.2	4
75.0	5
110.0	6
135.0	7
150.0	8
300.0	9

Table 2-2. Factory Wired Speed Chips




Figure 2-2. Universal Speed Chip Board (Bottom View)

- 2. Determine which binary counter stages to use.
 - a. Select the next binary division factor which is less than 96. This factor (64) is part of the answer.
 - b. Subtract 64 from 96. The result (32) is the remaining part of the answer. Therefore, the binary counter divide-by-64 and divide-by-32 outputs require speed chip jumpers for 200 baud operations.

2.7 MATRIX BOARD WIRING

Matrix characters are assigned to the board by inserting a type 1N4009 diode at the proper location for each mark bit of a character. A sufficient quantity of these diodes is supplied with each unit to allow the user to change characters. Consult the code chart in table 2-2 for the mark and space bits comprising a character. The matrix board has five character-bit diode positions and one reset jumper position for each character. (Refer to figure 2-3.) The reset jumper is inserted only at the end of the message, and care must be used to insure that only one jumper is installed per board. All wiring changes are confined to matrix board N0453.

2.7.1 INSERTING A NEW CHARACTER

- 1. Remove matrix board N0453 from Model 1306.
- 2. Determine position of new character in message sequence. Locate proper scan line. (Lines 1 through 80 correspond to characters 1 through 80.)
- 3. Unsolder and remove any existing diodes connected to scan line.
- 4. Refer to selected character in table 2-2 and determine which output bits are mark. The mark bit lines must have diodes inserted. For example, character C must have diodes inserted between selected scan line and bit lines 2, 3, and 4. (Refer to figure 2-3.)
- 5 Bend and insert diodes where indicated. Cathode end of diode (marked with black band) must be toward bit line eyelets.
- 6. Solder both ends of diodes and clip excess lead length.
- 7 This procedure completes the wiring of one new character. Repeat procedure for each additional new message character.
- 8. Replace matrix board N0453 in Model 1306.

2.7,2 INSERTING A RESET JUMPER

- 1 Remove matrix board N0453 from Model 1306.
- 2. Unsolder and remove existing reset jumper wire
- 3. Determine position of last character in message sequence. (Lines 1 through 80 correspond to characters 1 through 80.)
- 4. Bend and insert an appropriate wire jumper between last character scan line and reset line.
- 5. Solder both ends of jumper and clip excess lead length.
- 6. Replace matrix board N0453 in Model 1306.

FIGURES	-	?	•	#	3		8	STOP	8	I	()	•	9	9	0	I	4	BELL	5	7	•	2	1	6	11	NK	RS	GS	٩	æ	L.
LETTERS	Α	В	С	D	Ε	F	G	H	I	J	к	L	M	N	0	Ρ	Q	R	S	Т	υ	V	w	x	Y	z	BLA	H	F	S	υ	
1	0	0		0	0	0				0	0						0		0		0		0	0	0	0		0	0			
DOT 2	0		0				0		ο	ο	0	0				0	0	0			ο	0	0					0	0			0
INDICATES MARK BIT 3			0			0		0	0		0		0	0		0	0		0		ο	0		0	0			0		0		
4		0	ο	ο		ο	0			ο	0		ο	0	0			0				0		0				0	0		0	
5		0					0	ό				0	0		0	0	0			0		0	0	0	0	ο		0	0			

1

Table 2-2. 5-Level Communications Code Chart




Figure 2-3. Component Side View of Matrix Board N0453

SECTION III

OPERATION

3.1 GENERAL

The Message Generator is ready for operation after installation is completed as described in section II of this manual. Table 3-1 lists the functions of all controls and indicators.

Table 3-1.	Controls And	Indicators, Model 1306
NAME	REFERENCE NUMBER	FUNCTION
POWER ON switch	S1	Controls a-c power to Message Generator
POWER ON lamp	DS2	Lights to indicate that a-c power is applied to equipment
SPEED slot		Accepts plug-in speed chips for desired output baud rates
OUTPUT MARK 1amp	DS1	Indicates a mark output
MODE switch	S2	 1) L: Provides reversals output, i.e., alternate mark and space 2) MARK: Provides steady mark output 3) STEP: Allows user to control character readout of Message Generator 4) RUN: Provides continuous programmed message output

3.2 OPERATION

- 1. Insert proper speed chip. (See paragraph 2.6 for chip wiring information.)
- 2. Set MODE switch to desired position.
- 3. Set POWER switch to ON position.

SECTION IV

THEORY OF OPERATION

4.1 FUNCTIONAL DESCRIPTION

A functional block diagram of the Model 1306 is shown in figure 4-1. For the purpose of discussion, assume that the MODE switch is in the STEP position and a step level is applied to the start-stop flip-flop via the step gate. In the set state, the start-stop flipflop sets the parallel-to-serial register START flip-flop to space, sets the transfer flip-flop, and removes reset from the time base divider circuits. The latter action allows the time base to generate clock pulses at a baud rate determined by a front panel plug-in speed chip. The output clock pulses are applied to various circuits including the transfer flip-flop and the parallel-to-serial register.

The first clock transition resets the transfer flip-flop and thereby reads the first matrix character into the register. Onehalf bit time later the clock pulses begin shifting data out of the register. As the register releases the data to the output circuits, each flip-flop is successively set to the space state by a gate attached to the INDEX 2 flip-flop. When the index 1 level (stop bit) has advanced to the START flip-flop, the all space condition of the register is recognized by a sense empty gate and used to set a register empty flip-flop.

The register empty flip-flop enables the start-stop flip-flop reset gate, enables one input of the index AND gate, and disables the step gate. One-half bit time later the clock signal resets the start-stop flip-flop. This action advances the scanning circuits, enables the second input to the index AND gate, and clamps the register START flip-flop to the mark state. Notice that the time base continues operation due to the effect of the register empty flipflop on the enable clamp. The index AND gate sets a mark into the INDEX 1 flip-flop and resets the stop flip-flop. The former action disables the sense empty gate which, in turn, opens both register empty flip-flop reset gates.

The 1-unit reset gate is normally used to reset the empty flipflop one-half bit time after the start-stop flip-flop is reset. The 1-unit gate is disabled by inserting a jumper between the gate and ground. In this manner, the 1.5-unit gate and the stop flip-flop reset the empty flip-flop In operation, one bit time after reset of the start-stop flip-flop, the stop flip-flop is set by the clock signal. The resultant output from the stop flip-flop is coupled through the 1.5-unit gate and used to reset the empty flip-flop. The empty flip-flop then releases the time base enable clamp and allows the time base divider to reset The next step pulse input initiates a new sequence and reads the second matrix character from the unit.




Figure 4-1. Block Diagram, Model 1306 (D1211) In the RUN MODE a continuous level is supplied to the step gate and the matrix characters are continuously read from the unit. Burst mode operation is similar to the RUN mode operation with the exception that readout stops after one complete message sequence.

4.2 INTEGRATED CIRCUIT DISCUSSION

The Model 1306 character scan line decade counter circuits incorporate Motorola SN7490N Decade Counter and Texas Instruments SN7441N BCD-to-Decimal Decoder integrated circuit packages. Both packages are discussed in the following paragraphs.

4.2.1 SN7490N DECADE COUNTERS

The SN7490N Decade Counter (figure 4-2) consists of four, dualrank, master-slave flip-flops connected together internally to provide a divide-by-two counter and a divide-by-five counter. Output 1 (pin 12) is from the divide-by-two counter; outputs 2,4, and 8 (pins 9, 8, and 11) are from the divide-by-five counter. Since the divideby-two section is not internally connected to the divide-by-five section, the decade counter may be utilized in several different modes. For purposes of this discussion, however, only the BCD arrangement is applicable.

In order to connect the two sections for BCD counter operation, the BD (pin 1) input must be externally connected to the 1 output. The input count is then applied to the T input (pin 14), and the countdown sequence is as shown in the truth table of figure 4-2. Gated direct reset inputs are available for resetting all outputs to the logical zero state (R_0 at pins 2 and 3), or to the BCD count of 9 (R_9 at pins 6 and 7). These direct reset inputs override any count inputs applied to the counter.


4.2.2 SN7441N BCD-TO-DECIMAL DECODER

The SN7441N Decoder consists of ten standard TTL (Transistor-Transistor Logic) gate circuits and ten output driver circuits. The BCD input connections are compatible with the SN7490N Decade Counter outputs. A truth table and logic symbol for the decoder are shown in figure 4-3.


4.3 CIRCUIT DESCRIPTION

4.3.1 TIME BASE CIRCUITS

Refer to figure 5.1. The time base circuits consist of a crystal oscillator, a start-stop flip-flop, start-stop control circuits, and a divider and associated speed chip. Time base oscillator tor stages Q1 and Q2 form a series resonant crystal oscillator which operates continuously at a 38.4 kHz rate. The oscillator signal at the emitter of Q2 is coupled to the base of Q3. The collector of Q3 drives amplifier Q7 which, in turn, drives the first stage



Logic Symbol




Truth Table

INPUT		OUT	PUT	
Т	8	4	2	1
0 1 2 3 4 5 6 7 8 9	0 0 0 0 0 0 0 0 0 1 1	0 0 0 1 1 1 1 0 0	0 0 1 1 0 0 1 1 0 0	0 1 0 1 0 1 0 1 0 1 0

Logic Level 1 = +5V Logic Level 0 = ground

Figure 4-2. SN7490N Decade Counter Logic



ζ_j	INP	TUT		OUTPUT
D	C	82	A/	ON ‡
0	0	0	0	0
0	0	0	I	1
0	0	1	0	2
0	0	ł	I	3
0	Ι	0	0	4
0	I	0	ł	5
0	1	1	0	6
0	1	t	I	7
1	0	0	0	8
I	0	0	I	9

TRUTH TABLE

‡ ALL OTHER OUTPUTS ARE OFF

of the divider. Start-stop flip-flop Q33-Q34 controls operation of the divider circuits. The flip-flop is set in the STEP (includes step and burst operation) and RUN modes to the Q33 on-Q34 off state by a positive level at pin 6. In the reversals (\square) mode the flip-flop is clamped to the set state by a ground connected to the collector of Q33.

The collector of stage Q34 keeps the divider stages reset by controlling enable clamp Q29. (Q29 may also be controlled by a register empty level.) When the flip-flop is reset, Q29 is turned off and thus holds output flip-flop stage Q31 off. At the same time, Q29 holds on both trigger amplifier Q30 and reset clamp Q28. Turnon of Q28 forces one-shot stage Q9 to turn off by grounding the junction of R59-R61. The resultant positive collector level of Q9 is connected to one emitter of each divider stage, thus forcing that stage to be turned off.

The divider stages consist of transistors Q10 through Q27. Collector levels of stages Q10, Q12, Q14, Q16, Q18, Q20, Q22, Q24 and Q26 can be sampled individually by a plug-in "speed chip." In this manner, a specific division factor can be obtained. In operation, when a given division factor is recognized, the plug-in speed-chip sets the one-shot through diodes CR30-CR31. The oneshot then resets the divider and drives the output flip-flop.

For purposes of discussion, assume that the speed chip selects a division factor of 128, and that the start-stop flip-flop has just been set. Each divider stage has been previously reset to the eventransistor-on and odd-transistor off state (Q10 on-Q11 off, etc.). Setting the start-stop flip-flop releases the reset level and allows the divider to count the oscillator frequency. When the speed chip is wired for a division factor of 128, the collector output of Q22 is connected to the input of reset one-shot Q8-Q9. When a count of 64 is reached, O22 is turned off, CR23 is back-biased, and the base of Q8 is driven positive through R56, CR30, and CR31. This action sets the one-shot to the Q8 on-Q9 off state, and the positive collector level of Q9 resets the divider and turns on trigger amplifier Q30.

The zero-going output of Q30 drives output flip-flop Q31-Q32. This flip-flop divides the one-shot pulses by two, thereby producing a total crystal oscillator division factor of 128. Resetting the divider returns Q22 to the conducting state and thus removes the positive level from the base of Q8. One-shot Q8-Q9 relaxes after approximately one-half an oscillator cycle.

After six consecutive divider output flip-flop cycles, the parallel-to-serial register circuits remove the static set level from pin 6 and simultaneously enable (ground) the reset gate at pin 7 of the start-stop flip-flop. The reset gate clock input connects to pin E of the output flip-flop and the next zero-going transition (onehalf clock time later) resets the start-stop flip-flip. Reset of

4 - 6

the start-stop flip-flop cannot immediately reset the divider circuits because clamp Q29 is held on by a register empty level. One-half clock time later (one clock time if 1.5-unit stop bit option is selected), the register empty flip-flop and divider circuits are reset. During the run mode, the divider circuits operate continuously because the start-stop flip-flop is set (by step level at pin 6) coincident with reset of the register empty flip-flop.

4.3.2 PARALLEL-TO-SERIAL SHIFT REGISTER

Refer to figure 5-2. The parallel-to-serial shift register consists of an eleven-stage register (only eight stages are used), a sense empty gate and associated register empty flip-flop, a transfer flip-flop, a stop bit flip-flop, an index AND gate, and a step circuit. Transistor circuits Q9 through Q18 form the 5 register stages which accept parallel data bits from the matrix circuits. Data is set into the register each time the transfer flip-flop is reset by the incoming clock signal.

Two index flip-flops (Q19-Q20 and Q21-Q22) are provided: index 1 (Q19-Q20) inserts the character stop bit and index 2 fills the register with spaces following readout. Start stage Q1-Q2, which is set by the start stop flip-flop, inserts the character start pulse.

When the register is at rest, the transfer and register empty flip flops are in the reset state and the stop bit flip-flop is in the set state. In addition, the shift register is set as follows: INDEX 2 is space, INDEX 1 is mark, the five data bit stages are space, and START is mark. In operation, when a positive step level is applied to pin 6 it is inverted by Q31 and used as one input to step gate Q36. The other gate input comes from the register empty flipflop which is reset at this time. Thus, the gate applies a positive set level to the time base start-stop flip-flop.

In the set state, the start-stop flip-flop applies a ground level to the register at pin 9. This level sets the transfer flipflop and inserts a space into the register start flip-flop. Normal operation of the time base also begins at this point. As a result, when the first clock transition appears at pin 13 (phase two), the transfer flip-flop is reset and matrix data is read into the register. One-half bit later, the clock signal reverses to a positive polarity and provides the first register shift pulse via shift gate Q24. This action shifts the first data bit into the START stage. Successive shift pulses move the data out of the register serially.

When the INDEX 1 bit (mark) has advanced to the START stage, the previous stages have been shifted to the space state. Sense empty gate Q23 recognizes this condition by turning off. The positive output of the sense empty gate sets register empty flip-flop Q27-Q28 to the Q27 on and Q28 off state. The empty flip-flop then performs the following functions: (1) disables step gate Q36 via emitter-follower Q26; (2) enables the start-stop flip-flop reset gate (through pin C), (3) enables one input of the index AND gate (CR38); (4) disables the shift gate (Q24); (5) clamps time base clamp Q29 to the on state (through pin 8). One-half bit later, the startstop flip-flop is reset. (Notice that enable clamp Q29 allows the time base divider to continue running even though the start-stop flip-flop is reset.)

Reset of the start-stop flip-flop clamps the START stage of the register to mark and enables the second index AND gate input (CR31). The index AND gate then sets INDEX 1 (stage Q19-Q20) to the mark state (Q19 off-Q20 on) and sets the stop bit flip-flop to the Q32 off-Q33 on state. Setting a mark into INDEX 1 causes the sense empty gate output to return to ground and thus enable the register empty flip-flop reset gates.

The register empty flip-flop is reset by one of two gates to provide either a 1 or a 1.5-unit stop level. Normal operation uses gate CR36-CR37, R123-R124-R125, and C34 to provide a 1-unit stop level Since the 1-unit reset gate is connected to phase two of the clock signal, the empty flip-flop is reset one-half bit after reset of the start-stop flip-flop or 1 bit after recognition of an empty register. The 1-unit gate can be disabled to allow operation of the 1.5-unit gate by inserting a jumper from the junction of R124-R125 to ground. (See paragraph 2.5.3.)

The 1.5-unit reset gate involves the use of stop flip-flop Q32-Q33. The gate consists of C33-R116-CR35 and operates on set of the stop flip-flop. The latter flip-flop which is reset when the index AND gate is enabled, is set by the next zero-going clock transition at pin 13. At the end of a character readout, the register empty flip-flop is set. This action allows reset of the start-stop flipflop following a one-half bit delay (clock at pin 13 is zero at this time). The two flip-flops enable the index AND gate and thus provide reset of the stop flip-flop. The latter flip-flop is then set on the next zero-going clock transition (1 bit later). Thus, the total stop bit time of the register is 1.5-units.

At this point, the register has completed a character readout sequence and rests in the conditions described initially. If the front panel MODE switch is in the RUN position, the register will begin a new cycle following reset of the register empty flip-flop. In the reversals mode (), the input to the START stage of the register is disconnected from the preceding stage (pin 10) by the MODE switch. This input is then connected through the switch to its Q1 collector output (pin 21). Connected in this manner, the start flip-flop will alternately toggle between mark and space when driven by the clock signal. In order to provide a continuous clock signal, the MODE switch also clamps the start-stop flip-flop to start by grounding the collector of Q33. Sense empty gate Q23 is also grounded at pin W during this time to prevent the register empty flip flop from blocking shift gate Q24. Placing the MODE switch in the MARK position disables the start-stop flip-flop set input and thereby disables all register operations. The register serial output is connected through either a + MARK or a - MARK jumper and pin 22 to low level keyer input pin 3. In addition, pin 21 of the START flip-flop is connected directly to the optional high level keyer input.

The low level keyer consists of inverter Q37, driver Q40, and complementary emitter-follower Q38-Q39. A zero-level applied at pin 3 turns off Q37 and thereby removes forward bias from Q40. As Q40 turns off, the center of voltage divider R138-R139 swings negative. The regative level is conveyed to output pin 4 by emitter-follower Q39. A positive level at pin 3 turns on Q37 providing forward bias for Q40. This action drives the voltage divider positive and emitterfollower Q38 supplies the level to pin 4. The keyer output is connected to pin 7 of rear panel low level connector J6 and to the front panel OUTPUT MARK lamp driver circuit.

4.3.3 MATRIX SCANNING CIRCUITS

Refer to figure 5-3. The matrix scanning circuits consist of a units section and a tens section. Since both sections are basically similar in operation; only the units section is discussed. The units section consists of an SN7490N decade counter I.C. package, an SN7441N BCD-to-Decimal decoder I.C. package, and ten matrix driver stages. In operation, a drive level is applied to the decade counter T input each time the start-stop flip-flop is reset. Thus, each time a character is read from the register, the counter is advanced and a new matrix character is available to the register.

The decade counter output levels are applied to the BCD-to-Decimal decoder for subsequent conversion to decimal outputs. Each decimal (0 through 9) output level is inverted by an individual transistor stage (Q1 through Q10) before being connected to the matrix circuits. After each character is read from the register, the decade counter is advanced and the next decimal line is activated. This action reads the next consecutive character from the matrix. In addition, decimal line number 9 drives the tens decade counter input. As a result, the tens counter is advanced once every ten characters and each advancement activates a new section of the matrix.

The matrix has a reset line which can be wired to provide reset of the decade counters at any point from 1 through 80 characters. For example, the matrix reset could be wired to scan line 58, in which case the output message would be 58 characters in length. This reset line connects to pin 13 of the scanning circuit board; when activated, the line turns off Q36. The positive pulse from Q36 is applied to the zero reset inputs of both the units and tens decade counters. In addition, a reset output at pin 11 provides reset of the burst flip-flop. Reset stage Q36 has an additional input from startup preset clamp Q37 to provide reset of the two counters when a-c power is first applied to the unit.

4.3.4 MATRIX CIRCUITS

Refer to figure 5-4. The matrix circuits consist of a number of diode-resistor networks arranged in eight scan line groups. Each group consists of ten gates made up of two diodes and a resistor. One input of each gate is connected to a single tens decimal line. For example, diodes CR11 through CR20 all connect to decimal line 1 of the tens counter. The second input of each gate is connected to successive decimal line outputs of the units decade counter, i.e., 0 line to CR51, line 1 to CR52, line 2 to CR53, and so on through 9. The tens decade counter is advanced on the trailing edge of the ninth units decimal line. Wired in this manner, the first matrix group will read out characters 1 through 10 sequentially. The trailing edge of the ninth units decimal line advances the tens counter and the next gate group is activated. The units decimal lines now read out characters 11 through 20, and so on to a maximum of 80 characters.

Readout of a given character by a scan line gate is accomplished by connecting diodes between the gate output and any one of 5 bit lines. A diode connected between the gate and a bit line provides a mark output: no diode provides a space output.

The matrix bit line outputs are connected to a set of output driver circuits (located on board N0454, figure 5-3). The driver circuits consist of transistors Qll through Q25. Each driver consists of three transistor stages. The first transistor stage is an emitter-follower which simultaneously drives two output stages. One output stage connects to rear panel output connector J6 while the other stage connects to the parallel-to-serial register input. For example, Q15 is the emitter-follower, Ql4 drives the register, and Q16 drives J6.

4.3.5 STEP AND BURST CIRCUITS

Refer to figure 5-7. The step and burst circuits consist of a step inverter, a step gate, and a burst flip-flop. The step gate receives an input from both the step inverter and the burst flipflop. Step inverter Q2 turns on when a positive step level is applied to rear panel connector J6-6. The resultant zero collector level allows step gate Q1 to turn off and thereby provide a step level to the output register step control circuits. The burst flip-flop set input (Q3) is clamped at this time and thus has no control over the step gate. A single character is read from the matrix each time a new step pulse is applied to the circuit.

During burst operation the step inverter is clamped on and thus permits the burst flip-flop (Q3-Q4) to control the gate. The burst flip-flop is set by a positive level from J6-11 and is reset by the scanning circuit decade counter reset level. In the set state, flip-flop stage Q3 is on and step gate Q1 is off, providing a step level to the shift register step control circuits. Each burst input reads a complete message sequence from the matrix circuits.

4.3.6 OPTIONAL HIGH LEVEL KEYERS

4.3.6.1 Isolated Polar Keyer. Refer to figure 5-5. The isolated polar keyer consists of a threshold detector, a gated RC oscillator, a space keyer, a mark keyer, and an isolated power supply.

A positive mark logic level input switches threshold detector circuit Q1 through Q4 to the Q1 off and Q4 on state. This action gates on RC oscillator Q5 through Q8. The oscillator output is approximately 50 kHz to coupling transformer T1. The T1 output to the mark channel causes Q9 and Q10 to switch on and off alternately at the 50 kHz rate. Capacitor C6 filters the output of Q9 and Q10 to provide a continuous zero level at the input to Q11. The space channel (Q13-Q14) functions the same as the mark with the exception that the output is driven positive rather than zero. Transistors Q11 and Q15 invert the two levels and respectively provide a positive signal to Q12 and a zero signal to Q16.

In the mark circuit, the positive output of Qll turns on loop keyer Ql2, thus allowing loop current to flow through the bridge circuit and Ql2 to the common side of the loop. In the space circuit the opposite action occurs: Ql6 is turned off, thereby preventing loop current flow.

The above conditions are reversed when the input is a space logic level. The space circuit will then pass loop current and the mark circuit output will be off.

The isolated power supply, consisting of T2, CR11 through CR16, and C1 through C3, operates from a 16-vac source and provides the keyer circuit with the proper operating voltages.

4.3.6.2 <u>Isolated Neutral Keyer</u>. Refer to figure 5-6. The isolated neutral keyer consists of gated RC oscillator Q1-Q2, coupling transformer T1, mark keyer circuit Q8 through Q11, and an isolated power supply. The oscillator is gated on when a positive mark level is applied to pin C of the keyer. The oscillator free-run frequency of approximately 65 kHz is coupled by transformer T1 to the mark keyer circuit.

The transformer-coupled oscillator signal is applied to the base of Q8, and Q8 follows this signal, turning on and off at the 65 kHz rate. The resultant collector output of Q8 is filtered by C10 and used as a static turn-off level for Q9. Turn-off of Q9 forward biases emitter-follower Q10, and Q10, in turn, forward biases loop keyer Q11. This latter stage then allows loop current to flow between the output terminals. When the input signal is a space, loop keyer stage Q11 turns off and thus inhibits current flow between the two terminals. Keyer Q11 is connected to the output terminals through diode bridge network CR13 through CR16. This arrangement insures that the proper polarity is always connected across Q11, regardless of the connected input polarity. The isolated power supply consists of power transformer T2, diode rectifier CR11, and an RC filter circuit. The primary voltage of 16 vac is supplied to T2 by secondary windings of the Model 1306 power supply transformer.

4.3.7 POWER SUPPLIES

4.3.7.1 Low Level Power Supply. Refer to figure 5-7. The low level power supply components are mounted on power supply board N0489A. The supply consists of the following: 115/230 vac switch S3; transformer T1; full-wave diode bridge rectifier CR1 through CR4; positive and negative 12 vdc filter sections R1-C1 and R2-C2; fullwave rectifier CR5-CR6; and positive 5 vdc filter section R3-L8-C3.

4.3.7.2 Optional Loop Power Supply. Refer to figure 5-8. The optional loop power supply is constructed as a plug-in assembly that mounts on the Model 1306 main chassis. The supply consists of transformer T1, full-wave bridge rectifier CR1 through CR4, and filter network R1, C1, and R2. The supply will provide up to 100 ma at 130 vdc.

SECTION V

SCHEMATIC DIAGRAMS

DIVIDER FLIP-FLOPS




Figure 5-1. Schematic, Time Base Circuits (D1043A)

 UNLESS OTHERWISE SPECIFIED: TRANSISTORS ARE 2N3394 DIODES ARE IN4009 RESISTORS ARE I/4 W, 10 %
 P. C. BOARD ASS'Y REF DIO48.

OUTPUT SHIFT REGISTER




Figure 5-2. Schematic, Parallel-To-Serial Shift Register (JOB 3182) (D1049A)

NOTES




Figure 5-3. Schematic, Matrix Scanning Circuits (D1167B)





Figure 5-4. Schematic, Matrix Circuits (D1170A)



I. ADD JUMPER FOR 20MA OR 60MA OPERATION, ONLY WHEN NOT PROVIDED EXTERNALLY. 2. P. C. BOARD REF. N0327 3. P. C. BOARD ASS'Y D0822, SHEET 3 4. UNLESS OTHERWISE SPECIFIED DIODES ARE IN4002 RESISTORS ARE I/4W, IO %

Figure 5-5. Schematic, Optional Isolated Polar Keyer (D0823I)




Figure 5-6. Schematic, Optional Isolated Neutral Keyer (D0823E)





Figure 5-7. Schematic, Low Level Power Supply (C1329A)



JUMPERS FOR 115VAC OR 230VAC OPERATION INSTALLED ON MATING ASSY.

RED WIRE 4IN.LONG. PURPLE WIRE 31/4IN.LONG, BOTH WIRES 22GA,STRIP 1/4 IN BOTH ENDS TIN TIP ONE END,

Figure 5-8. Schematic, Optional Loop Power Supply (B1102A)




Figure 5-9. Wiring Diagram, Model 1306 (JOB 3182) (D1149D)

SECTION VI

ASSEMBLY DRAWINGS





Figure 6-1. Assembly, Model 1306 (D1146A)

68	2		NUT, HEX, NO 6-32x /4 A.F.	8.RA.55		NP		
67	37		NUT, HEX, Nº 4-40x 1/4 A.F.	BRASS				
66	2		NUT, HEX, Nº 4 40 x 3116 A.F.	BRASS				
65	12		WASHER, Nº 6 SPLIT LOCK	PHOS BR	2			
64	2		WASHER, Nº 6 INT TOOTH	MOS BAZ				
63	10		HASHER, Nº 4 SPLIT LOCK	PHOS BR				÷
62	35		WASHER, Nº 4 INT TOOTH	PHOS BRZ		N.P		<u> </u>
61	4		WASHER, Nº & FLAT	STEEL		N.P		
60								
59	4		SCREW, Nº 6-32×3/3 FIL. NO. SCREW, Nº 6-32×3/6 FLAT HS	STEEL	101 000	N.P.		+
58	6			BRASS	1 337	N.P.		+
57 56	ż		SCREW, Nº 6-32×1/2 80.44 SCREW, Nº 6-32×1 80.46.	100000	+	1		+
55	6		SCREW, Nº 6-32 x 5/16 8d. Hd.					+
54	2		SCREW, Nº 4-40×5/16 OVAL Hd.					+
53	3		SCREW, Nº 4. 40 x 5/8 Bd. 4d.				t	+
52	9		SCREW, NO 4-40×112 Bd. Hd.					
51	17		SCREW, Nº 4-40x 5116 Bd. Hd.		1			
50	10		SCREW, Nº 4-40 x 1/4 Bd. Hd.	1				
49	4		SCREW, Nº 4-dox 3/16 Bd. Hd.	BRASS		N.R		
48		C8202-632-67	SPEED NUT	TINNERMA	24			1.
47	12	1410-10	SOLDER LUG	SMITH				
46		46N062 FL	FLUSH NUT	PMP				-
45	4	34N-068 FL	FLUSH NUT	PMP			ļ	
44	3	1246-14	STANDOFF	CTC				· · · ·
43	/	1246-11	STANDOFF	ETE				
42		7/2	CABLE GUIDE CHOKE	3M BTC				
41	\div	8X 3094 50-5-16	KNOB	EAVTHEDI	1			
39		DCN539-2536-01		SANGAMO				
38	۲, I	0011003 0000 01	000000000000000000000000000000000000000	Din gain g	+			+
37								+
36	-						1	1
35	11	1381TL	TERMINAL (FEMALE)	MOLEX				
34	11	1380TL	TERMINAL (MALE)	MOLEX				
33	1	1360R	CONNECTOR	MOLEX				
32	1	1360P	CONNECTOR	MOLEX				
31	5	251-22-39-160	CONNECTOR, TYPE I KEY	60				1
30	1	5-140-4	BARRIER STRIP	cJ.				
29	/	313-346	FUSE, 12A, SLO-BLO	LITTELFUS				+
28	2	312-3AG	FUSE, 110 A	LITTELFUSE LITTELFUSE				
27	3	342004 5P-1	FUSE HOLDER STRAIN RELEIF	HEYCO				+
26 25	/	17237	LINE CORD	BELDEN				+
24	- 2	M1536-45	RECEPTACLE	CIRCLE P	r		<u> </u>	+
23	17	C1332	ASSY, PWR SUPPLY & FUNCTION CNT.		N0489			
22	1	61142	ASS'Y, LOOP POWER SUPPLY				1	-
21	1	01110	ASS'Y, HIGH LEVEL KEYER		N0464			
20	1	00822	ASS'Y, WIGH LEVEL KEYER		N0327			I
19	1	01169	ASS'Y, MATRIX		N0453			
18	1	01166	ASSIY, SCANNING BOARD		N0454			
17	1	01048	ASS'Y, OUTPUT REG & CONTROL		N0375			
16	/	01042-1	ASS'Y, INPUT TIME BASE		N0376			-
15	1	61194	ASS'Y, VARIABLE SPEED CHIP					+
14	1	C1178	ASS'Y, UNIVERSAL SPEED CHIP			-		
13	1	61339	ASS'Y, SWITCH & PLUG BRKT		4		ł	
12	1	01183	FILTER ASS'Y					+
_	2		ASSIY, SWITCH & LIGHTS		+		1	+
10 9	-	C1301-1 CO830	ASS'Y, PLUG HOLDER ASS'Y, PLUG HOLDER				+	+
8	F⁄	C1259	CAPACITOR BRACKET	t	+			1
7	3	B1124-2	CLAMP, CABLE					1
6	2	8/124-1	CLAMP, CABLE					1
5	2	B1132	BAR, FRONT PANEL			<u> </u>	1	1
4	7	B1164	BRACKET, SPEED CHIP					
3	7	60706	COVER				1	
2	7	C1318	CHASSIS					
1	1	61239	FRONT PANEL ENGRAVED	F.E.G. MATL OR MER				
					MATL SPEC OR CAT PART NO.		FINISH SPEC	CKT ST

Figure 6-1. Parts List (D1146A)

· •




Note MINPUT TIME BASE BOARD, PART NO. DIO42-1 WILL HAVE 3E.4 KHZ CRYSTAL INSTALLED. OUTPUT TIME BASE BOARD, PART NO. DIO42-2 WILL HAVE JUMPER INSTALLED AS PER KOTE, IN LIEU CF CRYSTAL, (TEM 20). 3. SCH. REF. DIC43

Figure 6-2. P.C. Board Assembly, Time Base Circuits (D1042)

<u> </u>			LIST OF MAT		CAT. PART NO.	* IN/SH	FINISH SPEC	CKT ST
ITEM	REGO	PART NO	DESCRIPTION	MAT'L OR	MATL SPEC OR	FINISH	1	1
15	1	NO376A	RESISTOR, 4701, 14W, 10% P. C. BOARD	A.B. F.E.C	· · · · · · · · · · ·			
13	3	PROTEEATIK	1.2K	10				1
5432	17	472K	7.//		· · · · · · · · · · · · · · ·			
4	4		6.8K 4.7K				·	
	4	682K					a	
6	2	8228						· · · ·
17	26	123K	RESISTOR, 18K, 14W, 10%	A.B.				
2	31		RESISTOR. 22 K. 1/4 W. 10%	A.B.				J
10	12	1 333K	33K	1				1
11	3	473K	47K					i
12	11	104K	I IOOK					
13	14		RESISTOR, 220K, 1/4 W, 10 %	A.B				
14	34	2N4274	TRANSISTOR	FAIRCHILD				
15	39	IN4009	DIODE	G.E.				
16		801-25V-202P						
17	11	192P-10492		SPRAGUE				;
18	22	831-X5R-221K	220PF, 600V	ERIE				
19	2	851-X5R-821K	CAPACITOR, B20PF, 600V.	ERIE				1
20	11	AAJNIOSSN	CRYSTAL, 38.4KHZ	HILL			1	1
21	1	8000-AG3	SOCKET, CRYSTAL	AUGAT				
23	†T	251-06-30160		CINCH				
23	11-	1247-14	STANDOFF	C.T.C.				+
24	†ή-		SCREW NO 2-56X 3/16 BD HD	Rease		N.P.		1
25	++-		Nut, Hex, No. 2-56 × 3/16 А.Е. Washer, No. 2 Split Lock Screw, No. 2-56 × 3/16 Вр.Но.	IJRASS_		<i>N</i> . <i>1</i> .		1
26		3-0007	LIELEI M U-, N. 2-56x 34 A F	BRASS		N.P.		÷ ~
28	4	2059	Eyelet Eyelet	STIMPSON U.S.	•			+
49	A/R	2050	WIRE, 22GA, SOLID	ALPHA				÷
130	AIR		TUBING, 22GA. NATURAL	ALPHA				

Figure 6-2. Parts List (D1042)



A JUMPER FOR EITHER MINUS OR PLUS MARK. ADD JUMPER FOR ADDITIONAL V2 UNIT STOP. ADD JUMPER FOR ADDITIONAL ONE UNIT STOP. A JUMPER FOR CODE LEVEL 5. ABOVE JUMPERS TO BE V4 IN HEIGHT & SCHEMATIC REF DI049 DRIL NOLES Nº 11 (1.91) DR

Figure 6-3. P.C. Board Assembly, Parallel-To-Serial Shift Register (JOB 3182) (D1048A)

DRUZ NOLES Nº 11 (1911) AND INSTALL 2 SPACERS B1193-1 (17EM 26) ON COMPONENT SIDE OF BOARD WHEN ASSY IS USED IN NODE

ITTEN	REGID	PART NO	DESCRIPTION	MATL OR MER	MAT'L SPEC OR CAT. PART NO.	FINISH	FINISH SPEC	CKT SY
17	++-	NOSTER	P. C. BOARD	F.E.C.				+
13-	17	PCOTE ZOIK	RESISTOR, 390.12, 14W,10%	A.B.		-		
3	3	7312	1202					+
4	5	2224	470 D					+
12	15	7/5/	4,7K 2,2K				+	
14	8	822K	8.2K					+
8	24	123K	· 12K					
	46	183K	18K			i		
10	10	260K	22K					
11	11	333k	<u>33K</u>					
14	14	47.3k	47K				+	+
13	23	124K	IZOK					
14	8	K6016F224K	RESISTOR, 220K, 1/4W, 10%	A.B.				
15	2	2N3905	TRANSISTOR	<u>G.E.</u>				
16	39	2N3394	TRANSISTOR	6.E.				
17	46	IN4009	DIODE	6.E.				1
18	1	801- 2.5 V-202P	CAPACITOR, DO2MED, 600V	ERIE				
19	T	5835-Y5U-1032	CAPACITOR, 22 MFD, 15 V .01 MFD, 25 V CAPACITOR, .002 MFD, 600V	ERIE				
20	1 T	150D-226X9015BZ	CAPACITOR 22 MFD. 15V	SPRAGUE				
27	5	20.59	EYELET	STIMPSON				
33	21	5-6064	EYELET	U.S.				
21		851. VSP. 8214	CAPACITOR, 820 PF, 600V	ERIE			+	+
25	A/R A/R		TUBING, 22GA, NATURAL WIRE, 22GA, SOLID	Alpha Alpha				
26	2	B1193-1	SPACER	FEC		· · · · · · · · · · · · · · · · · · ·		+


Figure 6-3.

.

•

,

Parts List (D1048A)



⁽D1166B)

2 1	2	SN 744/1N 2N 3394 2N 3905 NO 454 A	4. 7K, 14W, 107 18K, 14W, 107 18K, 14W, 107 12K, 14W, 107 10K, 114W, 107 6.8K, 114W, 107 5.6K, 114W, 107 5.6K, 114W, 107 7.2K, 14W, 107 2.7K, 14W, 107 330 S., 114W, 107 BESISTOR 4705, 14W, 107 INT. CIECUIT INT. CIECUIT INT. CIECUIT INT. CIECUIT TREANSISTOR 7EANSISTOR R.C. BOARD DESCRIPTION		MATL SPEC OR CAT PART NO.	FINISH	FINISH SPEC	CKT BY
109876543	10 2 10 10 2 2 2 2 2 10 10 2 2 2 2 2 10 10 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	SN 74411N 2N 3394 2N 3905	4.7K, 14W, 10% 18K, 14W, 10% 12K, 14W, 10% 10K, 14W, 10% 5.6K, 14W, 10% 5.6K, 14W, 10% 7.2K 14W, 10% 2.7K, 14W, 10% 2.7K, 14W, 10% 2.7K, 14W, 10% 2.830 A, 14W, 10% EESISTOR 4705, 14W, 10% INT. GRECUIT INT. GRECUIT TIZANSISTOR TRANSISTOR	А.В. 7.І. Г.І. 6.Е. 6.Е.				
109876543	5 2 2 5 - 0 3 2 2	SN 74411N 2N 3394	4.7K, 14W, 10% 18K, 14W, 10% 12K, 14W, 10% 10K, 14W, 10% 5.6K, 14W, 10% 5.6K, 14W, 10% 7.2K, 14W, 10% 2.7K, 14W, 10% 1K, 14W, 10% 330 D, 14W, 10% BESISTOR 4700, 14W, 10% INT. CIRCUIT TRANSISTOR	А.В. Т.І. Т.І. G. Е.				
10987654	5 2 2 5 - 0 3 2 2	SN 74411N	4.7K, 1/4W, 10% 18K, 1/4W, 10% 12L, 1/4W, 10% 6.8K, 1/4W, 10% 5.6K, 1/4W, 10% 5.6K, 1/4W, 10% 7.7K, 1/4W, 10% 2.7K, 1/4W, 10% 330 D, 1/4W, 10% 830 D, 1/4W, 10% 1NT. CIECUIT INT. CIECUIT	А.В. Т.І. Т.І.				
10 9 8 7 6 5	5 2 2 2 2 - 0 3 2	SN 7490N	4.7K, 1/4W, 10% 18K, 1/4W, 10% 12K, 1/4W, 10% 6.8K, 1/4W, 10% 5.6K, 1/4W, 10% 5.6K, 1/4W, 10% 7.2K, 1/4W, 10% 1.7K, 1/4W, 10% 1.7K, 1/4W, 10% 830 D, 1/4W, 10% 8350 D, 1/4W, 10% 10% 1/4W, 10% 1/4W, 10% 10% 1/4W, 10% 1/4W, 10% 10% 1/4W, 10% 1/4W, 10% 10% 1/4W, 10% 1/4W, 1/4	<u>А.</u> В. 7.1.				
10 9 8 7 6	52203-1		4.7K, 1/4W, 10% 18K, 1/4W, 10% 12L, 1/4W, 10% 6.8K, 1/4W, 10% 5.6K, 1/4W, 10% 7.6K, 1/4W, 10% 2.7K, 1/4W, 10% 1.2K, 1/4W, 10% 2.7K, 1/4W, 10% 330 D, 1/4W, 10% 8350 D, 1/4W, 10% 8551 D, 1/4W, 1	A.B.				
10 9 8 7	5285-03-		4.7K, 1/4W, 10% 18K, 1/4W, 10% 12K, 1/4W, 10% 6.8K, 1/4W, 10% 5.6K, 1/4W, 10% 1.2K 1/4W, 10% 2.7K, 1/4W, 10% 1K, 1/4W, 10% 330 p. 1/4W, 10%					
10 9 , 8	52805-03		4.7K, 1/4W, 10% 18K, 1/4W, 10% 12K, 1/4W, 10% 6.8K, 1/4W, 10% 5.6K, 1/4W, 10% 1.2K 1/4W, 10% 2.7K, 1/4W, 10% 1K, 1/4W, 10%					
10 9	5265-9		4.7K, 1/4W, 10% 18K, 1/4W, 10% 12K, 1/4W, 10% 10K, 1/4W, 10% 6.8K, 1/4W, 10% 5.6K, 1/4W, 10% 1.2K, 1/4W, 10% 2.7K, 1/4W, 10%					
10	5 2 20 5 -		4.7K, 1/4W, 10% 18K, 1/4W, 10% 12K, 1/4W, 10% 10K, 1/4W, 10% 6.8K, 1/4W, 10% 5.6K, 1/4W, 10% 1.2K 1/4W, 10%					
11	5 2 26 /8		4.7K, 14W, 10% 18K, 14W, 10% 12K, 14W, 10% 10K, 14W, 10% 6.8K, 14W, 10%					
	52		4.7K, 14W, 10% 18K, 14W, 10% 12K, 14W, 10% 10K, 14W, 10%					
12	5 2		4.7K, 1/4W, 10% 18K, 1/4W, 10% 12K, 1/4W, 10%					
13	5		4.7K, 1/4W, 10%. 18K, 1/4W, 10%.					
14			4.7K, 1/4W, 10%					
16 15	2			<u> </u>				
17	18		A 17K 11AW, 10%.					
18	5		RESISTOR 470K, 1/4W, 10% 47K, 1/4W, 10%					
19		5835750103Z	CAPACITOR (Disc). OIME, 25%.					
20		1500	CAPACITOE 22MF, 15V., 10%					
21								
22	2	81193-1	STANDOFF	F.E.C.				
-								1
								t
								<u> </u>
								<u>†</u>
								
-+								
+								<u> </u>
			· · · · · · · · · · · · · · · · · · ·				·····	
+								
			-			¢.		
+								<u> </u>
					· · · · · ·			─

Figure 6-4. Parts List (D1166B)

(DII00P)





Figure 6-5. P.C. Board Assembly, Matrix Circuits

Image: Section of the sectio	38	160				 		
5 1 BO377 BOARD RELEASE LEVER F.E.C. 4 960 56064 EVELETS U.S. 3 80 Resistores 4.7K, 4N, 10% AB	3							
5 1 BO977 BOARD RELEASE LEVER F.E.C. 4 960 56064 EVELETS U.S.		0.0			AB	 		L
5 1 BO977 BOARD RELEASE LEVER F.E.C.	1		56064	EVELETS	U.S.			
	5		80977					
Image: Section of the section of t	6	1		EYELET	STINPSON			
Image: Section of the section of t								
Image: Section of the section of t					· · · ·	 		1
Image: Section of the section of t						 		t
Image: Section of the section of t		t				 		-
Image: Section of the section of t	-	-				 		
Image: Section of the section of t						 		
Image: Section of the section of t		ł				 		
Image: Solution of the section of		ł				 		
Image: Section of the section of t						 		
Image: Section of the section of t						 		1
Image: Solution of the section of						 		I
Image: Solution of the section of		L				 		-
Image: Section of the section of t								
Image: Section of the section of t	-					 		-
Image: Section of the section of t	L					 		
Image: Section of the section of t		L				 		
Image: Section of the section of t		L				 		
Image: Section of the section of t	<u> </u>					 		-
Image: Section of the section of t						 		-
Image						 		
Image						 		
Image: Section of the section of t						 		<u> </u>
Image: Section of the section of t						 		
Image: Section of the section of t		<u> </u>				 		<u>+</u>
Image: Part of the section of the						 		
Image: Section of the section of t						 		
Image: Section of the section of t						 		
Image: Section of the section of t	_					 	t	1
Image: Section of the section of t		+				 		
Image: Section of the section of t		<u> </u>				 		
Image: Section of the section of t						 		
Image: Section of the section of t						 		
Image: Section of the section of t						 		
Image: Section of the section of t		H				 		<u> </u>
Image: Section of the section of t						 		
Image: Section of the section of t						 		
Image: Section of the section of t						 		
Image: Section of the section of t						 		-
Image: Section of the section of t						 		I
Image: Section of the section of t								
Image: Section of the sectio						 		L
Image: Section of the sectio		-				 		
Image: Section of the sectio		-				 		
Image: Section of the section of th		-						1
Image: Section of the section of th						 		ļ
Image: second						 		I
								1
						 		L
						 		L
						 		ļ

Figure 6-5. Parts List (D1169C)



 $X^{(1)}$

A. DO NOT INSTALL ITEMS 2 & 31 ON MODEL 1300, 1202A, 1202B, 1305, 1306


▲- 2 HOLES, Nº. 22 (. 157) DR.

Figure 6-6. P.C. Board Assembly, Optional Isolated Polar Keyer (D0822J)

1N4002 - 200 PIV SI 4004 - 400 PIV SI

ITEM	REOD	PART NO	1	DESCRIPTION		MATL	OR	MAT'L SPEC OR CAT. PART NO.	FINISH	FINISH SPEC	CKT SY
1	1	NO327C	P.C. B.			F.E.	_				
2	17	80977		O RELEASE LEV		P.E.					+
	1			TOR, 39 R, 1/4 W	10%	A.L	f.			1	+
4	1	08/K		120n							+
6	2	152K 681K		1.5K 680s				1			+
7	7	222k		2.2K		ł+					+
8	1	332K		3.3K		 					
9	10	472K		4.7K		+				<u> </u>	+
10	/	821 K		820 r		┫					+
//	3	103K		10K	1					+	
12	/	RCO7GF223K	1	22K, 14	W, 10%						
13	2	RCZOGF3R3K		TOR, 3.32, 1/21		A.	8.				+
.14	2	801 25V 152P		TTOR, DOIS UF							
15	_	851 X5R 821	1	820PF,							+
16		801 25¥ 2021	2	.002 µf,							
17	3	TE 1138	CAPAC	ITOR, 250 Hf;		SPRAG					
18	10	IN4002	DIOD			MOTOR	POLA				
19	8	IN4004	01000	٢		MOTO					1
20	8	2N3394	TRAN	SISTOR		G.2					
21	4	2N3905	TRANS	ISTOR		MOTOR	OLA				
22	2	2N4274	TRANS	ISTOR		FAIRCH	ILD				
23	2	DTS 4/3	TRANS			DELC					
24	1	TM1/24		FORMER		XMFRS					
25	4	TM 1127		FORMER		XMFR'S					1
27	4	5-6064	EYELE	Nº 4-40x 5/16	50. HJ.	BRA- U.S			N.P.	l	+
28	4			ER, Nº 4 SPLIT		PHOZ			N.P.		
29	4			EX, Nº 4-40x 3/1		BRA			N.P.		
30	AIR			Nº 22 GA, 501		ALPH					
31	/			TUBULAR, 1/8 Dx 3.				BRASS	N.P.		L
32	1		RESIS	TOR. 1.8 K 1/4W	10%	Α.					
33	4	IN4009	DIODE			G.E.					
			1								

Figure 6-6. Parts List (D0822J)



NOTES

1. SCHEMATIC REF DOB23, SHEET 2

A WHEN ASSY IS USED ON MODEL 1301, 1305, 1306 & 1309, Do Not INSTALL ITEMS 30 & 31, SHEAR BOARD TO SHORT LENGTH.

A Do Nat INSTALL ITEMS 30 & 31 ON Model 1202 A, 1202 B, 1300, 1305 & 1306

Figure 6-7. P.C. Board Assembly, Optional Isolated Neutral Keyer (D1110A)

A	31		A916	EYELET	STINF 304				
137	30	/	<i>B0977</i>	BOARD RELEASE LEVER					
Ļ	29	2		NUT, HEX. NO. 2- 56 × 3/16 A.F	BRASS		N.P.		
	28			WASHER, NO. 2 SPLIT LOCK					
	27	2		SCREW, No. 2-56 × 1/4 BD. HD.					
	26	2		NUT, HEX., No. 4-40 × 3/16 A.F.					
Ļ	25			WASHER, NO. 4 SPLIT LOCK	+		1		
ļ	24	2		SCREW, NO. 4-40× 5/16 Ba HD.			N.P.		
L	23			TUBING, 22GA, NATURAL	ALPHA				+
i		A/R		WIRE, 22GA SOLID	ALPHA				
1	21	2		TEST POINT	AMP. TPANS.				-
	20	1	TI-861	TRANSFORMER	TNC.				+
1	19		T-35X	TRANSFORMER	TRIAD				+
	18	1	DTS-413	TRANSISTOR	DELCO				
	17	5	2N3394	TRANSISTOR	G. E.				
[16	5	IN4009	DIODE	G.E.			1	
[15	5	IN4004	DIODE	Мот				1
	14	7	CM15-E-331J	CAPACITOR, 330PF, 500V.	ELMENCO				
Ī	13		TE-1138	250 MFD, 12 V.	SPRAGUE				
ļ	12	4	851-X5R-B2/K	820PF, 1000V.	ERIE				
Ī	11	1	5835-Y5U-1032	CAPACITOR, OIMFD, 25V.	ERIE				
	10			RESISTOR 22.K. 1/4 W. 10%	A. B.			1	
	9	1	♦ 183K	18K				1	
ł	Ŕ	Ź	IO3K	IOK				1	1
	7	3	472K	4.7K					1
1	6	3	332 K	3.3K				1	1
	5	Ž	122K	1.2K	-			1	
1	4	T	IOZK	1.					
	3	t	68/K	6801				1	+
	2	2	PCOTEF2214	RESISTOR, 220, 12, 14W, 10%	A.B.				+
	ī	17	NO464 A	P. C. BOARD	F.E.C.			1	1
	ITEM	REO'D	the second s	DESCRIPTION	MATL OR	MAT'L SPEC OR CAT. PART NO.	FINISH	FINISH SPEC	CKT SY
				LIST OF MAT				A	

Figure 6-7. Parts List (D1110A)




Figure 6-8. P.C. Board Assembly, Low Level Power Supply (C1332A)







Figure 6-9. Assembly, Optional Loop Power Supply (C1142B)



ITEM	REGD	PART NO	DESCRIPTION	MAT'L OR MFR	MATL SPEC OR CAT. PART NO.	FINISH	FINISH SPEC	CKT SYN
/	1	CI242	BRACKET	F.E.C.				
2	2	B1/39	SPACER	F.E.C.				
3	1	R5-72	SWITCH DPDT	STACKPOLE				
4	1	X7204/N	SWITCH ROTARY	J.B.T.	1/2 LONG ROUND			
5	2	2730-L:256-W4-P	LAMP ASS'Y	PENDAR				
6	2	327	BULB	G.E.				
7	2	PN 34N .062 FL	FLUSH NUT	PMP				
8	2		SCREW, Nº 4-40x 5/8 FLT Hd.	BRASS		N.P.		
9	2			PHOS BRZ		N.P.		
10	2		NUT, HEX, Nº 4-40x 3116 A.F.	BRASS		N.P.	T	1
10	2			BRASS		N.P.		+





TEM	REQ'D	PART NO	DESCRIPTION	MATLOR	MAT'L SPEC OR CAT. PART NO.	FINISH	FINISH SPEC	CKT S
1	_/	C1319	BRACKET, SWITCH	FEC MATL OR	MATH SEC OF			
2	/	B1022	PLATE, SWITCH	FEC				
3	_	TM1094	TRANSFORMER	TRAN. INC.				
4	1	G326	SWITCH, 2PDT	CONT. WIRT				-
5	1		CONNECTOR	CV				
6	/	6-32 x.086	LAMSON NUT	LAM. SESS.				
7	1	8-32X.086	LAMSON NUT	LAM. SESS.				L
8	2		SCREW, 4-40-14 FLAT HD.			NP		T
9	2		SCREW, 4-40- 1/2 BD. HD.	BRASS				T
10	2		SCREW, 6-32×5/16 BD. HD.					†
11	7		SCREW, 8-32×14 BD. HQ	BRASS				+
12	2		WASHER, NO. 4 SPLITLOCK				1	+
13	2		WASHER, NO. 4 INT. TOOTH				1	+
14	2		WASHER, NO. 6 INT. TOOTH					+
15	7		WASHER, NO. 8 FLAT	STEEL			t	+
16	2		NUT, HEX 4-40 × \$16 AF	BRASS				+
17	2		NUT, HEX 4-40×1/4 AF	BRASS		1		+
18	2		NUT, HEX 6-32×1/4 AF	BRISE		NP		+
								+
								+
								┼──
								+
								+
								Γ
-								
								+
								╋──
			····					+
								+
			·····					

Figure 6-11. Assembly, Switch And Transformer Bracket (C1339)




Figure 6-12. Assembly, Output Filter (D1183)

REF. WO DII49

						1	·····	1
						ļ		
-						1		
						<u> </u>		+
			· · · · · · · · · · · · · · · · · · ·			·		
								1
						 		+
						<u> </u>		1
				1				1
								-
								
							L	
_				1				
								+
								· · · · ·
							L	
				1		1		1
				1				1
						·		+
				-				
15	7		NUT, HEX NO. 4-40×1/4 AF	BRASS		NIP.	L	
14	4		WASHER, NO. 4 INT. TOOTH	PHOS. BRZ.		4		
13	4		SCREW, 6-32 × 5/16 BD. HD.	BRASS				
12	4		SCREW. 4-40× 5/16 BD. HD.	BRASS		1		
11	Э		SCREW, 4-40 × 14 BD. HD.	BRA55		NIP.		1
10	đ	C8020-632-67	SPEED NUT	TINNERMAN				1
9		14/6-4	SOLDER LUG	SMITH				+
				the second s				1
		1548-2	TERMINAL	CTC				
7	_	6302	CHOKE	MILLER				
6	7	5HK-510	CAPACITOR, .014F, 1000 V	SPRAGUE				
5	5		RESISTOR, 1.2K, 1/4W 10%	A-B				
4	1	C1331	COVER	FEC				
4	7	B1218	TERMINAL BOARD	1				
			INSULATOR	1	[1		
3								4
3	1	B/219		FEC				
3		CI330 PART NO	BRACKET	FEC MATL OR MER	MAT'L SPEC OR CAT. PART NO.	FINISH	FINISH SPEC	CKT SY

Figure 6-12. Parts List (D1183)