

SHEET INDEX

CONTENTS	SHEET NO.	ISSUE NO.																								
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25
SHEET INDEX SUPPORTING INFORMATION	A1	1	2	3	4																					
FS 1 - DATA TEST SET NO. 911NA	B1	1	1	1	1																					
	B2	1	2	2	2																					
	B3	1	2	3	3																					
	B4	1	2	3	4																					
	B5	1	2	3	4																					
APP FIG. 1	C1	1	2	3	4																					
CIRCUIT NOTES EQUIPMENT NOTES	D1	1	2	3	4																					
INFORMATION NOTES	D2	1	2	2	2																					
	D3	1	2	2	2																					
	D4	1	1	1	1																					
	D5	1	2	2	2																					
	D6	1	2	2	2																					
	D7	1	2	2	2																					
	D8	1	2	2	2																					
	D9	1	2	2	2																					
	D10	1	1	1	1																					
	D11	1	2	2	2																					
	D12	1	2	2	2																					
	D13	1	2	2	2																					
D14	1	2	2	2																						
D15	1	2	3	4																						
D16	1	2	3	4																						

CONTENTS	SHEET NO.	ISSUE NO.																								
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25
CPS 1 - TEST SENTENCE GENERATOR	J1A	1	2	2	2																					
	J1B	1	2	3	4																					
	J1C	1	2	2	2																					
	J1D	1	2	2	2																					
	J1E	1	2	3	4																					
CPS 2 - DISTORTION MEASURING SET	J2A	1	2	2	2																					
	J2B	1	1	1	1																					
	J2C	1	2	2	2																					
	J2D	1	1	1	1																					
	J2E	1	2	2	2																					
	J2F	1	2	2	2																					
CPS 3 - CLOCK, INPUT, OUTPUT AND FILTER CIRCUITS	J3A	1	2	3	3																					
	J3B	1	2	2	2																					
	J3C	1	2	3	3																					
CPS 4 - PART OF POWER SUPPLY	J4		2	2	2																					

DWG ISSUE	CD ISSUE	DATE ISSUED	DRW	APPD
1	1	10-25-73	ESG	PE
20	20	9-13-74	ALM	PE
3A	20	1-17-77	AEZ	PE
4B	20	1-17-77	BPH	PE
	20		APP	ETE
	20		ZEN	PE
	20		ACM	PE
	20		JMF	VPK
	20		ZEN	PE
	20		JES	PE
	20		JMF	VPK

SHEET INDEX NOTES	SUPPORTING INFORMATION	
	CATEGORY	NO.
1. WHEN CHANGES ARE MADE IN THIS DRAWING, ONLY THOSE SHEETS AFFECTED WILL BE REISSUED.	EQUIPMENT DESIGN REQUIREMENTS	807-462-152
2. THIS SHEET INDEX WILL BE REISSUED AND BROUGHT UP TO DATE EACH TIME ANY SHEET OF THE DRAWING IS REISSUED, OR A NEW SHEET IS ADDED.	MANUFACTURING TEST REQUIREMENT	X-78827
3. THE ISSUE NUMBER ASSIGNED TO A CHANGED OR NEW SHEET WILL BE THE SAME ISSUE NUMBER AS THAT OF THE SHEET INDEX.	BSP-DESCRIPTION, OPERATION AND MAINTENANCE	103-813-110 103-813-510
4. SHEETS THAT ARE NOT CHANGED WILL RETAIN THEIR EXISTING ISSUE NUMBER.		
5. THE LAST ISSUE NUMBER OF THE SHEET INDEX IS RECOGNIZED AS THE LATEST ISSUE NUMBER OF THE DRAWING AS A WHOLE.		

**NOTICE**  
NOT FOR USE OR DISCLOSURE OUTSIDE THE BELL SYSTEM EXCEPT UNDER WRITTEN AGREEMENT

REPLACES SD-70937-01 & SD-70938-01.

SD-73094-01 1L02

DATA SYSTEMS STATION

DATA TEST SET NO. 911NA

BELL TELEPHONE LABORATORIES INCORPORATED

ISSUE 4B


AT&TCO STANDARO

SD-73094-01-A1 38 SHEETS

65 PRINTED IN U.S.A.


SD-73094-01-A1

PART OF FS I  
DATA TEST SET NO. 911NA



SD-73094-01-B1

PART OF FS I  
DATA TEST SET NO. 911NA




SD-73094-01-B2

DATA TEST SET NO. 911NA  
SD-73094-01-B2  
BELL TELEPHONE LABORATORIES  
INCORPORATED  
65  
PRINTED IN U.S.A.

ISSUE  
2D

**PART OF FS1**  
DATA TEST SET NO. 911NA


**CLOCK, INPUT, OUTPUT AND FILTER CIRCUITS**  
CP3



SD-73094-01-B3

DATA TEST SET NO. 911NA		ISSUE <b>3A</b>
SD-73094-01-B3		
BELL TELEPHONE LABORATORIES INCORPORATED		6S PRINTED IN U.S.A.


PART OF FSI  
DATA TEST SET NO. 911NA



SD-73094-01-B4

ISSUE  
4B

DATA TEST SET NO. 911NA		SD-73094-01-B4	
BELL TELEPHONE LABORATORIES INCORPORATED		65	PRINTED IN U. S. A.



**PART OF FSI**  
DATA TEST SET NO. 911NA

**POWER SUPPLY**

CP 4  
P10 POWER SUPPLY

SD-73094-01-B5



CIRCUIT NOTES:

101.

DESIG	FUSE AMP	POTENTIAL	ONE PER
F1	0.5	115V AC	APP FIG.1

CIRCUIT NOTES: (CONT)

104. FOR TESTING ACCESS TO CP1, CP2 & CP3 WHEN THEY ARE REMOVED FROM CHASSIS, TEST CABLE ASSEMBLIES (ED-73550,610) ARE REQUIRED.

105.

106. WHEN AN EXTERNAL CLOCK SOURCE IS USED ITS WAVEFORM MUST BE A SQUARE WAVE. THE AMPLITUDE OF THIS WAVEFORM MUST BE  $\pm 5 \pm 0.5$  VOLTS TO GROUND. THE DUTY CYCLE OF THE WAVEFORM SHOULD BE SYMMETRICAL TO 50 $\pm$ 10 PERCENT. THE OSCILLATOR FREQUENCY MUST BE 100 TIMES THE DESIRED BAUD RATE AND MUST NOT EXCEED 960KHZ.

107. THE 911P (SD-73112-01) EIA TEST ADAPTER UNIT IS AVAILABLE AS AN AID IN TESTING DATA SET MODEMS AND ASSOCIATED EQUIPMENT WHICH USE STANDARD EIA STANDARD RS-232 TYPE INTERFACES. PIN JACKS AND SWITCHES ARE PROVIDED TO ENABLE A TEST PERSON TO USE EITHER A 911A OR 911NA DATA TEST SET TO MONITOR, MEASURE OR TO CHECK VARIOUS FUNCTIONS OF THE CIRCUITRY, DATA SET AND TERMINAL EQUIPMENT. THE 911P FITS IN THE COVER OF EITHER 911A OR 911NA DATA TEST SET.

EQUIPMENT NOTES:

201. CONTACTS CLOSE IN DIRECTION OPPOSITE TO LEVER OPERATION-FOR SWITCHES S1-S26, S31, S32, S37, S38, S40, S43, S46, S49.

202. POLARITY INFORMATION FOR CR1-CR25 (Z ONLY) IS AS FOLLOWS:



203. GROUND AND +5 LEADS ON FRONT PANEL ASSEMBLY SHALL BE NO. 20AWG.

204. UNLESS OTHERWISE SPECIFIED, ALL WIRING ON THE FRONT PANEL ASSEMBLY SHALL BE NO. 24 AWG.

205. UNLESS OTHERWISE SPECIFIED, ALL WIRING ON THE POWER SUPPLY PANEL ASSEMBLY (ED-73554) SHALL BE NO. 18 AWG. WIRING TO TEST POINTS (Z) TP1 THRU (Z) TP4 SHALL BE NO. 24 AWG OR HEAVIER WIRE.

206. THE FOLLOWING TERMINALS SHALL BE INSULATED TO PREVENT POSSIBLE HAZARD FROM 120VAC LINE VOLTAGE:

- A. TRANSFORMER T1, TERMINALS 1 & 2;
- B. FUSE F1, BOTH TERMINALS;
- C. CAPACITORS C7 & C8;
- D. TERMINAL STRIP TSB, TERMINALS 1 & 2;
- E. SWITCH S49;
- F. RESISTOR R2, LAMP DS1.

207. ALL SPARE LEADS ON CONNECTORS J1-J8, AS SHOWN IN APP FIG. 1, SHALL BE LEFT AT ORIGINAL LENGTH AND TAPED AND STORED.

102.

FEATURE OR OPTION	PROVIDE		
	APP FIG	APP OR WRG	QUANTITY
DATA TEST SET SEE NOTE 105	1		1 PER CKT

103.

RECORD OF APP. FIGURES, WIRING AND APPARATUS CHANGES							
CHANGED ON ISS	IF JOB RECORDS DO NOT SPECIFY	THIS OPTION WAS FURN	SEE NOTE	USE IN CIRCUIT			
				STD	A&M	MD	
4B	Z,Y	Z		Y		Z	
4B	X	NONE		X			
4B	W,V	W		V		W	

SD-73094-01-D1

ISSUE  
4B

DATA TEST SET NO. 911NA	SD-73094-01-D1
BELL TELEPHONE LABORATORIES INCORPORATED	6S PRINTED IN U.S.A.




INFORMATION NOTES:

301. UNLESS OTHERWISE SPECIFIED: VALUES PRECEDED BY THE SYMBOL + (PLUS) OR -(MINUS) ARE IN VOLTS.

302. INTEGRATED CIRCUIT DEVICE CIRCUIT ELEMENTS:

(A) QUADRUPLE 2-INPUT GATES, KS-20968 L1, SN74L00 AND KS-20968 L9, SN74L03, SEE NOTE 1.




CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS FOUR 2-INPUT POSITIVE NAND GATES, EACH PERFORMING THE LOGIC FUNCTION:

$$Y = \overline{AB}$$

A LOGICAL 0 OUTPUT IS OBTAINED ONLY IF INPUTS A AND B ARE LOGICAL 1. ALL OTHER INPUT COMBINATIONS CAUSE THE OUTPUT TO BE LOGICAL 1.

(b) HEX INVERTERS, 6 PER DEVICE, KS-20968 L2, SN74L04 AND KS-20967 L6, SN7405, SEE NOTE 1.



CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS SIX INVERTERS, EACH PERFORMING THE LOGICAL FUNCTION:


$$Y = \overline{A}$$

A LOGICAL 0 INPUT CAUSES A LOGICAL 1 OUTPUT AND A LOGICAL 1 INPUT CAUSES A LOGICAL 0 OUTPUT.

INFORMATION NOTES (CONT)

302: (CONT)

(C) HEX BUFFER DRIVER, 6 PER DEVICE, KS-20967 L7, SN7407 AND KS-20967 L8, SN7417, SEE NOTE 1.




CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS SIX BUFFER DRIVERS WHICH HAVE OPEN COLLECTOR, HIGH VOLTAGE OUTPUTS, EACH PERFORMING THE LOGICAL FUNCTION:

$$Y = A$$

(D) TRIPLE 3-INPUT NAND GATES, KS-20968 L3, SN74L10, KS-20967 L4, SN7410, AND KS-20967 L5, SN7412, SEE NOTE 1.



CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS THREE 3-INPUT POSITIVE NAND GATES, EACH PERFORMING THE LOGICAL FUNCTION:


$$Y = \overline{ABC}$$

A LOGICAL 0 OUTPUT IS OBTAINED ONLY IF INPUTS A AND B AND C ARE LOGICAL 1. ALL OTHER INPUT COMBINATIONS CAUSE THE OUTPUT TO BE A LOGICAL 1.

INFORMATION NOTES (CONT)

302: (CONT)

(E) DUAL 4-INPUT POSITIVE NAND GATES, SN74H22, SEE NOTE 1.




CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS TWO 4-INPUT POSITIVE NAND GATES, EACH PERFORMING THE LOGICAL FUNCTION:

$$Y = \overline{ABCD}$$

A LOGICAL 0 OUTPUT IS OBTAINED ONLY IF INPUTS A AND B AND C AND D ARE LOGICAL 1. ALL OTHER INPUT COMBINATIONS CAUSE THE OUTPUT TO BE A LOGICAL 1.

(F) 8-INPUT POSITIVE NAND GATE, KS-20968 L8, SN74L30, SEE NOTE 1.



CIRCUIT DESCRIPTION


THIS DEVICE CONTAINS ONE 8-INPUT POSITIVE NAND GATE, PERFORMING THE LOGICAL FUNCTION:

$$Y = \overline{ABCDEFGH}$$


A LOGICAL 0 OUTPUT IS OBTAINED ONLY IF INPUTS A AND B AND C AND D AND E AND F AND G AND H ARE LOGICAL 1. ALL OTHER INPUT COMBINATIONS CAUSE THE OUTPUT TO BE A LOGICAL 1.

NOTES:

1. PIN NUMBERING, TOP VIEW



(G) QUAD 2-INPUT EXCLUSIVE OR GATES, KS-20968 L6, SN74L86, 4 PER DEVICE, SEE NOTE 1.



CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS FOUR 2-INPUT EXCLUSIVE - OR GATES, EACH PERFORMING THE LOGICAL FUNCTION:

$$Y = A \oplus B = \overline{A}B + A\overline{B}$$

WHEN THE INPUT STATES ARE COMPLIMENTARY, THE OUTPUT GOES TO A LOGICAL 1. IF BOTH INPUTS ARE THE SAME, THE OUTPUT GOES TO A LOGICAL 0.

SD-73094-01-D2

DATA TEST SET NO. 911NA

SD-73094-01-D2

BELL TELEPHONE LABORATORIES INCORPORATED


6S

PRINTED IN U. S. A.

ISSUE 20


INFORMATION NOTES: (CONT)  
302. (CONT)

(H) QUAD 2-INPUT OR GATES, KS-20967 L11, SN7432, 4 PER DEVICE, SEE NOTE 1.



**CIRCUIT DESCRIPTION**  
THIS DEVICE CONTAINS FOUR 2-INPUT OR GATES, EACH PERFORMING THE LOGICAL FUNCTION:  
 $Y = A+B$   
A LOGICAL 0 OUTPUT IS OBTAINED ONLY IF EITHER OR BOTH INPUTS ARE LOGICAL 0. IF BOTH INPUTS ARE LOGICAL 1, THE OUTPUT GOES TO LOGICAL 1.

(I) DUAL CLOCKED J-K MASTER SLAVE FLIP-FLOPS, KS-20970 L5, SN74L73, 2 PER DEVICE, SEE NOTE 1.




**CIRCUIT DESCRIPTION**  
THIS DEVICE CONTAINS TWO CLOCKED J-K MASTER SLAVE FLIP-FLOPS. EACH OF THE FLIP-FLOPS HAS DIRECT CLEAR INPUT WHICH IS INDEPENDENT OF THE CLOCK. A LOW INPUT TO C CLEARS THE 1 OUTPUT TO A LOGICAL 0. INPUT INFORMATION IS TRANSFERRED TO THE 1 OUTPUT ON THE NEGATIVE EDGE OF THE CLOCK INPUT T, ACCORDING TO THE TRUTH TABLE.

	$t_n$		$t_{n+1}$
	J	K	Q
0	0	0	$Q_n$
0	1	0	0
1	0	1	1
1	1	1	$Q_n$


INFORMATION NOTES: (CONT)  
302. (CONT)

(J) DUAL, D-TYPE, POSITIVE EDGE TRIGGERED FLIP-FLOPS, KS-20970 L1, SN74L74, 2 PER DEVICE, SEE NOTE 1.




**CIRCUIT DESCRIPTION**  
THIS DEVICE CONTAINS TWO, D-TYPE, POSITIVE EDGE TRIGGERED FLIP-FLOPS, EACH WITH DIRECT SET AND CLEAR INPUTS WHICH ARE INDEPENDENT OF THE CLOCK. A LOW INPUT TO S SETS THE 1 OUTPUT TO A LOGICAL 1. A LOW INPUT TO C CLEARS THE 1 OUTPUT TO A LOGICAL 0. INPUT INFORMATION ON D IS TRANSFERRED TO THE 1 OUTPUT ON THE POSITIVE EDGE OF THE CLOCK INPUT T.

(K) 4-BIT BISTABLE LATCH, KS-20969 L23, SN7475, 1 PER DEVICE, SEE NOTE 2.




**CIRCUIT DESCRIPTION**  
THIS DEVICE CONSISTS OF FOUR D-TYPE FLIP-FLOPS. THIS LATCH IS USED AS TEMPORARY STORAGE FOR BINARY INFORMATION. INFORMATION PRESENT AT A DATA (D) INPUT IS TRANSFERRED TO THE (Q) OUTPUT WHEN THE CLOCK IS HIGH, AND THE (Q) OUTPUT WILL FOLLOW THE DATA INPUT AS LONG AS THE CLOCK REMAINS HIGH. WHEN THE CLOCK GOES LOW, THE INFORMATION (THAT WAS PRESENT AT THE DATA INPUT AT THE TIME THE TRANSITION OCCURRED) IS RETAINED AT THE (Q) OUTPUT UNTIL THE CLOCK IS PERMITTED TO GO HIGH.


NOTES:  
1. PIN NUMBERING, TOP VIEW.




2. PIN NUMBERING, TOP VIEW.



3. PIN NUMBERING, TOP VIEW.



(L) OPTICALLY COUPLED ISOLATOR, IIL111, 1 PER DEVICE, SEE NOTE 3.




**CIRCUIT DESCRIPTION.**

THIS DEVICE CONTAINS ONE OPTICALLY COUPLED ISOLATOR WHICH PROVIDES AN OPTICAL COUPLING BETWEEN INPUT AND OUTPUT WHILE MAINTAINING A HIGH DEGREE OF ELECTRICAL ISOLATION. IT HAS APPLICATIONS FOR USE AS A SOLID-STATE RELAY FOR VOLTAGE ISOLATION, AS AN INTERFACE DEVICE BETWEEN SYSTEMS, AS WELL AS LINE DRIVER/RECEIVER COMBINATIONS.

INFORMATION NOTES: (CONT)

302. (CONT)

(M) 4-BIT BINARY COUNTER, KS-20970 L2, SN74L93,  
1 PER DEVICE, SEE NOTE 1.



COUNT PULSE TO TA	OUTPUT			
	A	B	C	D
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	1	1	0	0
4	0	0	1	0
5	1	0	1	0
6	0	1	1	0
7	1	1	1	0
8	0	0	0	1
9	1	0	0	1
10	0	1	0	1
11	1	1	0	1
12	0	0	1	1
13	1	0	1	1
14	0	1	1	1
15	1	1	1	1

OUTPUT A CONNECTED TO INPUT TB


CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS ONE 4-BIT BINARY COUNTER, CONSISTING OF FOUR MASTER SLAVE FLIP-FLOPS WHICH ARE INTERNALLY INTERCONNECTED TO PROVIDE A DIVIDE-BY-TWO AND A DIVIDE-BY-EIGHT COUNTER. WHEN USED AS A 4-BIT RIPPLE-THROUGH COUNTER, OUTPUT A MUST BE EXTERNALLY CONNECTED TO INPUT TB. A GATED DIRECT RESET LINE IS PROVIDED WHICH INHIBITS THE COUNT INPUTS AND SIMULTANEOUSLY RETURNS THE FOUR OUTPUTS TO A LOGICAL 0. EITHER OR BOTH RESET INPUTS MUST BE AT A LOGICAL 0 TO COUNT. THE OUTPUTS PROVIDE A BCD REPRESENTATION OF THE INPUT COUNTS.

INFORMATION NOTES: (CONT)

302. (CONT)

(N) 4-BIT MAGNITUDE COMPARATOR, KS-20970 L6, SN74L85,  
1 PER DEVICE, SEE NOTE 2.



CIRCUIT DESCRIPTION


THESE 4-BIT MAGNITUDE COMPARATORS COMPARE TWO 4-BIT WORDS AND DETERMINE THEIR RELATIVE MAGNITUDE WITH THE RESULT BEING INDICATED BY A HIGH-LEVEL VOLTAGE AT THE A > B, A < B, OR A = B OUTPUT. WORDS OF GREATER LENGTH MAY BE COMPARED BY CONNECTING COMPARATORS IN CASCADE. THE A > B, A < B, AND A = B OUTPUTS OF A STAGE HANDLING LESS SIGNIFICANT BITS ARE CONNECTED TO THE CORRESPONDING A > B, A < B, AND A = B INPUTS OF THE NEXT STAGE HANDLING MORE SIGNIFICANT BITS. THE STAGE HANDLING THE LEAST SIGNIFICANT BITS MUST HAVE A LOW-LEVEL VOLTAGE APPLIED TO THE A > B AND A < B INPUTS AND A HIGH-LEVEL VOLTAGE APPLIED TO THE A = B INPUT.

COMPARING INPUTS				CASCADING INPUTS			OUTPUTS		
A3, B3	A2, B2	A1, B1	A0, B0	A > B	A < B	A = B	A > B	A < B	A = B
A3 > B3	X	X	X	X	X	X	1	0	0
A3 < B3	X	X	X	X	X	X	0	1	0
A3 = B3	A2 > B2	X	X	X	X	X	1	0	0
A3 = B3	A2 < B2	X	X	X	X	X	0	1	0
A3 = B3	A2 = B2	A1 > B1	X	X	X	X	1	0	0
A3 = B3	A2 = B2	A1 < B1	X	X	X	X	0	1	0
A3 = B3	A2 = B2	A1 = B1	A0 > B0	X	X	X	1	0	0
A3 = B3	A2 = B2	A1 = B1	A0 < B0	X	X	X	0	1	0
A3 = B3	A2 = B2	A1 = B1	A0 = B0	1	0	0	1	0	0
A3 = B3	A2 = B2	A1 = B1	A0 = B0	0	1	0	0	1	0
A3 = B3	A2 = B2	A1 = B1	A0 = B0	0	0	1	0	0	1



X - IRRELEVANT, 1 - HIGH LEVEL, 0 - LOW LEVEL

NOTES:

1. PIN NUMBERING, TOP VIEW.



2. PIN NUMBERING, TOP VIEW.




SD-73094-01-D4

INFORMATION NOTES: (CONT)

302. (CONT)

(O) DECADE COUNTER, SN7490,  
1 PER DEVICE, SEE NOTE 1.



CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS ONE DECADE COUNTER, CONSISTING OF FOUR MASTER SLAVE FLIP-FLOPS WHICH ARE INTERNALLY INTERCONNECTED TO PROVIDE A DIVIDE-BY-2 COUNTER AND A DIVIDE-BY-5 COUNTER. GATED DIRECT-RESET LINES ARE PROVIDED TO INHIBIT COUNT INPUTS AND RETURN ALL OUTPUTS TO A LOGICAL 0 OR TO A BINARY-CODED-DECIMAL (BCD) COUNT OF 9. AS THE OUTPUT FROM FLIP-FLOP A IS NOT INTERNALLY CONNECTED TO THE SUCCEEDING STAGES, THE COUNTER MAY BE OPERATED IN ANY ONE OF THREE INDEPENDENT COUNT MODES:

1. WHEN USED AS A BINARY-CODED-DECIMAL DECADE COUNTER, THE BD INPUT MUST BE EXTERNALLY CONNECTED TO THE QA OUTPUT. THE A INPUT RECEIVES THE INCOMING COUNT, AND A COUNT SEQUENCE IS OBTAINED IN ACCORDANCE WITH THE BCD COUNT SEQUENCE TRUTH TABLE SHOWN BELOW. IN ADDITION TO A CONVENTIONAL ZERO RESET, INPUTS ARE PROVIDED TO RESET A BCD COUNT FOR NINE'S COMPLEMENT DECIMAL APPLICATIONS.
2. IF A SYMMETRICAL DIVIDE-BY-TEN COUNT IS DESIRED FOR FREQUENCY SYNTHESIZERS OR OTHER APPLICATIONS REQUIRING DIVISION OF A BINARY COUNT BY A POWER OF TEN, THE QD OUTPUT MUST BE EXTERNALLY CONNECTED TO THE A INPUT. THE INPUT COUNT IS THEN APPLIED AT THE BD INPUT AND A DIVIDE-BY-TEN SQUARE WAVE IS OBTAINED AT OUTPUT QA IN ACCORDANCE WITH THE BI-QUINARY TRUTH TABLE BELOW.
3. FOR OPERATION AS A DIVIDE-BY-TWO COUNTER AND A DIVIDE-BY-FIVE COUNTER, NO EXTERNAL INTERCONNECTIONS ARE REQUIRED. FLIP-FLOP A IS USED AS A BINARY ELEMENT FOR THE DIVIDE-BY-TWO FUNCTION. THE BD INPUT IS USED TO OBTAIN BINARY DIVIDE-BY-FIVE OPERATION AT THE QB, QC, AND QD OUTPUTS. IN THIS MODE, THE TWO COUNTERS OPERATE INDEPENDENTLY; HOWEVER, ALL FOUR FLIP-FLOPS ARE RESET SIMULTANEOUSLY.

COUNT	OUTPUT			
	QD	QC	QB	QA
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

COUNT	OUTPUT			
	QA	QD	QC	QB
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	H	L	L	L
6	H	L	L	H
7	H	L	H	L
8	H	L	H	H
9	H	H	L	L


RESET/INPUTS				OUTPUT			
R0(1)	R0(2)	F9(1)	R9(2)	D	C	B	A
H	H	L	X	L	L	L	L
H	H	X	L	L	L	L	L
X	X	H	H	H	L	L	H
X	L	X	L	L	L	L	L
L	X	L	X	L	L	L	L
L	X	X	L	L	L	L	L
X	L	L	X	L	L	L	L

- NOTES: A. OUTPUT QA IS CONNECTED TO INPUT BD FOR BCD COUNT.  
B. OUTPUT QD IS CONNECTED TO INPUT A FOR BI-QUINARY COUNT  
C. H = 1, L = 0, X = IRRELEVANT.

INFORMATION NOTES: (CONT)

302. (CONT)

(P) 5-BIT SHIFT REGISTER, SN7496,  
1 PER DEVICE, SEE NOTE 2.



CIRCUIT DESCRIPTION


THIS DEVICE CONSISTS OF FIVE R-S MASTER-SLAVE FLIP-FLOPS CONNECTED TO PERFORM PARALLEL-TO-SERIAL OR SERIAL-TO-PARALLEL CONVERSION OF BINARY DATA. SINCE BOTH INPUTS AND OUTPUTS TO ALL FLIP-FLOPS ARE ACCESSIBLE, PARALLEL-IN/PARALLEL-OUT OR SERIAL-IN/SERIAL-OUT OPERATION MAY BE PERFORMED.

ALL FLIP-FLOPS ARE SIMULTANEOUSLY SET TO LOGICAL 0 STATE BY APPLYING A LOGICAL 0 VOLTAGE TO THE CLEAR INPUT. THIS CONDITION MAY BE APPLIED INDEPENDENT OF THE STATE OF THE CLOCK INPUT.


THE FLIP-FLOPS MAY BE INDEPENDENTLY SET TO THE LOGICAL 1 STATE BY APPLYING A LOGICAL 1 TO BOTH THE PRESET INPUT OF THE SPECIFIC FLIP-FLOP AND THE COMMON PRESET INPUT. THE PRESET-ENABLE INPUT IS PROVIDED TO ALLOW FLEXIBILITY OF EITHER SETTING EACH FLIP-FLOP INDEPENDENTLY OR SETTING TWO OR MORE FLIP-FLOPS SIMULTANEOUSLY. PRESET IS ALSO INDEPENDENT OF THE STATE OF THE CLOCK INPUT OR CLEAR INPUT.

TRANSFER OF INFORMATION TO THE OUTPUT PINS OCCURS WHEN THE CLOCK INPUT GOES FROM A LOGICAL 0 TO A LOGICAL 1. SINCE THE FLIP-FLOPS ARE R-S MASTER-SLAVE CIRCUITS, THE PROPER INFORMATION MUST APPEAR AT THE R-S INPUTS OF EACH FLIP-FLOP PRIOR TO THE RISING EDGE OF THE CLOCK INPUT VOLTAGE WAVEFORM. THE CLEAR INPUT MUST BE AT A LOGICAL 1 AND THE PRESET INPUT MUST BE AT A LOGICAL 0 WHEN CLOCKING OCCURS.

- NOTES:  
1. PIN NUMBERING, TOP VIEW.



2. PIN NUMBERING, TOP VIEW.



ISSUE 20

DATA TEST SET NO. 911NA

BELL TELEPHONE LABORATORIES INCORPORATED

SD-73094-01-D5


PRINTED IN U. S. A.

SD-73094-01-D5

INFORMATION NOTES: (CONT)

302. (CONT)

(Q) SINGLE SHOT MONOSTABLE MULTIVIBRATOR, KS-20969 L8, SN74121, 1 PER DEVICE, SEE NOTE 1.



CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS 1 SINGLE SHOT MONOSTABLE CIRCUIT.

ONCE FIRED, THE OUTPUTS ARE INDEPENDENT OF FURTHER TRANSITIONS ON THE INPUTS AND ARE A FUNCTION ONLY OF THE TIMING ELEMENTS. INPUT PULSES MAY BE OF ANY DURATION RELATIVE TO THE OUTPUT PULSE. OUTPUT PULSE LENGTHS MAY BE VARIED FROM 40 NANoseconds TO 40 SECONDS BY CHOOSING APPROPRIATE TIMING COMPONENTS. WITH NO EXTERNAL TIMING COMPONENTS (I.E., PIN 9) CONNECTED TO PIN 10, PINS 10, 11 OPEN) AN OUTPUT PULSE OF TYPICALLY 30 NANoseconds IS ACHIEVED WHICH MAY BE USED AS A DC TRIGGERED RESET SIGNAL. OUTPUT RISE AND FALL TIMES ARE TTL COMPATIBLE AND INDEPENDENT OF PULSE LENGTH.

A1 AND A2 ARE NEGATIVE-EDGE-TRIGGERED LOGIC INPUTS, AND WILL TRIGGER ONE SHOT WHEN EITHER OR BOTH GO TO LOGICAL 0 WITH B AT LOGICAL 1.

B IS A POSITIVE INPUT FOR SLOW EDGES OR LOW LEVEL DETECTION, AND WILL TRIGGER THE ONE SHOT WHEN B GOES TO LOGICAL 1 WITH EITHER A1 OR A2 AT LOGICAL 0.

EXTERNAL TIMING CAPACITOR (C) MAY BE CONNECTED BETWEEN PIN 10 (POSITIVE) AND PIN 11. WITH NO EXTERNAL CAPACITANCE, AN OUTPUT PULSE WIDTH OF TYPICALLY 30 ns IS OBTAINED.

TO USE THE INTERNAL TIMING RESISTOR (2K NOMINAL), CONNECT PIN 9 TO 14.

TO OBTAIN VARIABLE PULSE WIDTH CONNECT EXTERNAL VARIABLE RESISTANCE (R) BETWEEN PIN 9 AND 14.

TRUTH TABLE



t <sub>n</sub> INPUT			t <sub>n+1</sub> INPUT			OUTPUT
A1	A2	B	A1	A2	B	
1	1	0	1	1	1	INHIBIT
0	X	1	0	X	0	INHIBIT
X	0	1	X	0	0	INHIBIT
0	X	0	0	X	1	ONE SHOT
X	0	0	X	0	1	ONE SHOT
1	1	1	X	0	1	ONE SHOT
1	1	1	0	X	1	ONE SHOT
X	0	0	X	1	0	INHIBIT
0	X	0	1	X	0	INHIBIT
X	0	1	1	1	1	INHIBIT
0	X	1	1	1	1	INHIBIT
1	1	0	X	0	0	INHIBIT
1	1	0	0	X	0	INHIBIT

X - 0 OR 1 MAY BE PRESENT  
t<sub>n</sub> - TIME BEFORE INPUT TRANSITION  
t<sub>n+1</sub> - TIME AFTER INPUT TRANSITION

INFORMATION NOTES: (CONT)

302. (CONT)

(R) 8-BIT SHIFT REGISTER, KS-20969 L25, SN74164, 1 PER DEVICE, SEE NOTE 1.



CIRCUIT DESCRIPTION

THIS DEVICE CONSISTS OF EIGHT R-S MASTER-SLAVE FLIP-FLOPS CONNECTED TO PERFORM SERIAL-TO-PARALLEL CONVERSION OF BINARY DATA.

THESE 8-BIT SHIFT REGISTERS FEATURE GATED SERIAL INPUTS AND AN ASYNCHRONOUS CLEAR. THE GATED SERIAL INPUTS (A AND B) PERMIT COMPLETE CONTROL OVER INCOMING DATA AS A LOW AT EITHER (OR BOTH) INPUT(S) INHIBITS ENTRY OF THE NEW DATA AND RESETS THE FIRST FLIP-FLOP TO THE LOW LEVEL AT THE NEXT CLOCK PULSE.


A HIGH-LEVEL INPUT ENABLES THE OTHER INPUT WHICH WILL THEN DETERMINE THE STATE OF THE FIRST FLIP-FLOP. DATA AT SERIAL INPUTS MAY BE CHANGED WHILE THE CLOCK IS HIGH, BUT ONLY INFORMATION MEETING THE SETUP REQUIREMENTS WILL BE ENTERED. CLOCKING OCCURS ON THE LOW-TO-HIGH-LEVEL TRANSITION OF THE CLOCK INPUT.

TRUTH TABLE  
SERIAL INPUTS A AND B

INPUTS AT t <sub>n</sub>		OUTPUT AT t <sub>n+1</sub>
A	B	Q <sub>A</sub>
H	H	H
L	H	L
H	L	L
L	L	L

NOTES:

1. PIN NUMBERING, TOP VIEW.



SD-73094-01-D6

DATA TEST SET NO. 911NA

SD-73094-01-D6

BELL TELEPHONE LABORATORIES  
INCORPORATED




ISSUE 20

PRINTED IN U.S.A.

INFORMATION NOTES: (CONT)

302. (CONT)

(S) 4-BIT SYNCHRONOUS, REVERSIBLE UP/DOWN BINARY COUNTER, KS-20969 L9, SN74191, 1 PER DEVICE, SEE NOTE 1.



INFORMATION NOTES: (CONT)

302. (CONT)

(S) (CONT)

CIRCUIT DESCRIPTION

THIS DEVICE CONSISTS OF FOUR J-K MASTER-SLAVE FLIP-FLOPS AND ASSOCIATED GATES INTERNALLY CONNECTED TO PROVIDE 4-BIT SYNCHRONOUS, REVERSIBLE UP/DOWN BINARY COUNTER. SYNCHRONOUS OPERATION IS PROVIDED BY HAVING ALL FLIP-FLOPS CLOCKED SIMULTANEOUSLY SO THAT THE OUTPUTS CHANGE COINCIDENT WITH EACH OTHER WHEN SO INSTRUCTED BY THE STEERING LOGIC. THIS MODE OF OPERATION WILL ELIMINATE THE OUTPUT COUNTING SPIKES WHICH ARE NORMALLY ASSOCIATED WITH ASYNCHRONOUS (RIPPLE CLOCK) COUNTERS.

THE OUTPUTS OF THE FOUR MASTER-SLAVE FLIP-FLOPS ARE TRIGGERED ON A LOW-TO-HIGH-LEVEL TRANSITION OF THE CLOCK INPUT IF THE ENABLE INPUT IS LOW. A HIGH AT THE ENABLE INPUT INHIBITS COUNTING. LEVEL CHANGES AT THE ENABLE INPUT SHOULD BE MADE ONLY WHEN THE CLOCK INPUT IS HIGH. THE DIRECTION OF THE COUNT IS DETERMINED BY THE STATE OF THE DOWN/UP INPUT. WHEN LOW, THE COUNTER COUNTS UP AND WHEN HIGH, IT COUNTS DOWN.


THESE COUNTERS ARE FULLY PROGRAMMABLE; THAT IS, THE OUTPUTS MAY BE PRESET TO ANY STATE BY PLACING A LOW ON THE LOAD INPUT AND ENTERING THE DESIRED DATA AT THE DATA INPUTS. THE OUTPUT WILL CHANGE TO AGREE WITH THE DATA INPUTS INDEPENDENTLY OF THE STATE OF THE CLOCK INPUT. THIS FEATURE ALLOWS THE COUNTERS TO BE USED AS MODULO-N DIVIDERS BY SIMPLY MODIFYING THE COUNT LENGTH WITH THE PRESET INPUTS.

TWO OUTPUTS HAVE BEEN MADE AVAILABLE TO PERFORM THE CASCADING FUNCTION: RIPPLE CLOCK AND MAXIMUM/MINIMUM COUNT. THE LATTER OUTPUT PRODUCES A HIGH-LEVEL OUTPUT PULSE WITH A DURATION APPROXIMATELY EQUAL TO ONE COMPLETE CYCLE OF THE CLOCK WHEN THE COUNTER OVERFLOWS OR UNDERFLOWS. THE RIPPLE CLOCK OUTPUT PRODUCES A LOW-LEVEL OUTPUT PULSE EQUAL IN WIDTH TO THE LOW-LEVEL PORTION OF THE CLOCK INPUT WHEN AN OVERFLOW OR UNDERFLOW CONDITION EXISTS. THE COUNTERS CAN BE EASILY CASCADED BY FEEDING THE RIPPLE CLOCK OUTPUT TO THE ENABLE INPUT OF THE SUCCEEDING COUNTER IF PARALLEL CLOCKING IS USED, OR TO THE CLOCK INPUT IF PARALLEL ENABLING IS USED. THE MAXIMUM/MINIMUM COUNT OUTPUT CAN BE USED TO ACCOMPLISH LOOK-AHEAD FOR HIGH-SPEED OPERATION.

TYPICAL LOAD, COUNT, AND INHIBIT SEQUENCES


ILLUSTRATED BELOW IS THE FOLLOWING SEQUENCE:

1. LOAD (PRESET) TO BINARY THIRTEEN.
2. COUNT UP TO FOURTEEN, FIFTEEN (MAXIMUM), ZERO, ONE, AND TWO.
3. INHIBIT.
4. COUNT DOWN TO ONE, ZERO (MINIMUM), FIFTEEN, FOURTEEN, AND THIRTEEN.



NOTES:

1. PIN NUMBERING, TOP VIEW.



SD-73094-01-D7

DATA TEST SET NO. 911NA

SD-73094-01-D7

BELL TELEPHONE LABORATORIES INCORPORATED

65


PRINTED IN U.S.A.

ISSUE 2D

INFORMATION NOTES: (CONT)

302. (CONT)

(T) 4-BIT SYNCHRONOUS, REVERSIBLE UP/DOWN DECADE COUNTER, KS-20969 L10, SN74192, 1 PER DEVICE, SEE NOTE 1.



INFORMATION NOTES: (CONT)

302. (CONT)

(T) (CONT)

CIRCUIT DESCRIPTION

THIS DEVICE CONSISTS OF FOUR MASTER-SLAVE FLIP-FLOPS AND ASSOCIATED GATES INTERNALLY CONNECTED TO PROVIDE 4-BIT SYNCHRONOUS REVERSIBLE UP/DOWN DECADE COUNTER. SYNCHRONOUS OPERATION IS PROVIDED BY HAVING ALL FLIP-FLOPS CLOCKED SIMULTANEOUSLY SO THAT OUTPUT CHANGES COINCIDE WITH EACH OTHER WHEN SO INSTRUCTED BY THE STEERING LOGIC. THIS MODE OF OPERATION ELIMINATES THE OUTPUT COUNTING SPIKES WHICH ARE NORMALLY ASSOCIATED WITH ASYNCHRONOUS (RIPPLE CLOCK) COUNTERS.

THE OUTPUTS OF THE FOUR MASTER SLAVE FLIP-FLOPS ARE TRIGGERED BY A LOW-TO-HIGH-LEVEL TRANSITION OF EITHER COUNT (CLOCK) INPUT. THE DIRECTION OF COUNTING IS DETERMINED BY WHICH COUNT INPUT IS PULSED WHILE THE OTHER COUNT INPUT IS HIGH.

ALL FOUR COUNTERS ARE FULLY PROGRAMMABLE; THAT IS, THE OUTPUTS MAY BE PRESET TO ANY STATE BY ENTERING THE DESIRED DATA AT THE DATA INPUTS WHILE THE LOAD INPUT IS LOW. THE OUTPUT WILL CHANGE TO AGREE WITH THE DATA INPUTS INDEPENDENTLY OF THE COUNT PULSES. THIS FEATURE ALLOWS THE COUNTERS TO BE USED AS MODULO-N DIVIDERS BY SIMPLY MODIFYING THE COUNT LENGTH WITH THE PRESET INPUTS.


A CLEAR INPUT HAS BEEN PROVIDED WHICH FORCES ALL OUTPUTS TO THE LOW LEVEL WHEN A HIGH LEVEL IS APPLIED. THE CLEAR FUNCTION IS INDEPENDENT OF THE COUNT AND LOAD INPUTS.

THESE COUNTERS WERE DESIGNED TO BE CASCADED WITHOUT THE NEED FOR EXTERNAL CIRCUITRY. BOTH BORROW AND CARRY OUTPUTS ARE AVAILABLE TO CASCADE BOTH THE UP-AND-DOWN-COUNTING FUNCTIONS. THE BORROW OUTPUT PRODUCES A PULSE EQUAL IN WIDTH TO THE COUNT-DOWN INPUT WHEN THE COUNTER UNDERFLOWS. SIMILARLY, THE CARRY OUTPUT PRODUCES A PULSE EQUAL IN WIDTH TO THE COUNT-UP INPUT WHEN AN OVERFLOW CONDITION EXISTS. THE COUNTERS CAN THEN BE EASILY CASCADED BY FEEDING THE BORROW AND CARRY OUTPUTS TO THE COUNT-DOWN AND COUNT-UP INPUTS RESPECTIVELY OF THE SUCCEEDING COUNTER.

TYPICAL CLEAR, LOAD, AND COUNT SEQUENCES


ILLUSTRATED BELOW IS THE FOLLOWING SEQUENCE:

1. CLEAR OUTPUTS TO ZERO.
2. LOAD (PRESET) TO BCD SEVEN.
3. COUNT UP TO EIGHT, NINE, CARRY, ZERO, ONE, AND TWO.
4. COUNT DOWN TO ONE, ZERO, BORROW, NINE, EIGHT, AND SEVEN.



NOTES.

1. PIN NUMBERING, TOP VIEW.




SD-73094-01-D8

INFORMATION NOTES: (CONT)

302. (CONT)

(U) DUAL EIA DRIVERS, 41M, 2 PER DEVICE, SEE NOTE 1.




**CIRCUIT DESCRIPTION**

THIS DEVICE CONTAINS TWO EIA DRIVER CIRCUITS WHICH CONVERT DATA SET LOGIC LEVELS TO PRESCRIBED EIA SIGNAL LEVELS. DEVICE A ALLOWS INVERSION OR NON-INVERSION OF SIGNALS BY APPROPRIATELY STRAPPING THE OPTION 1 PINS (SEE TABLE). DEVICE B DOES NOT HAVE THE OPTION PROVISION; NON-INVERSION OF INPUT-OUTPUT SIGNALS IS PROVIDED. INPUT-OUTPUT SIGNAL RELATIONS ARE GIVEN BY THE NON-INVERTING OPTION OF THE TABLE. INSTEAD OF USING LOGIC SIGNALS, DEVICE B PROVIDES FOR SIGNAL CONTROL BY AN OPERATIONAL AMPLIFIER VIA THE OP AMP IN INPUT (PIN 11).

LOGIC INPUT	OUTPUT	OPTION 1 CONNECTIONS	MODE
PIN 1	PIN 2		
1	1	PIN 15 TO PIN 16	NON-INVERTING
1	0	PIN 14 TO PIN 12 (OPTIONAL)	
0	1		INVERTING
0	0		

(V) OPERATIONAL AMPLIFIER, 741TC, 1 PER DEVICE, SEE NOTE 2.




**CIRCUIT DESCRIPTION**

THIS DEVICE CONTAINS AN OPERATIONAL AMPLIFIER CONSTRUCTED ON A SINGLE CHIP. IT IS INTENDED FOR A WIDE RANGE OF ANALOG APPLICATIONS. HIGH COMMON VOLTAGE RANGE AND ABSENCE OF "LATCH-UP" TENDENCIES MAKE THE OPERATIONAL AMPLIFIER IDEAL FOR USE AS A VOLTAGE FOLLOWER. THE HIGH GAIN AND WIDE RANGE OF OPERATING VOLTAGES PROVIDE SUPERIOR PERFORMANCE IN INTEGRATOR, SUMMING AMPLIFIER, AND GENERAL FEEDBACK APPLICATIONS.


NOTES:

1. PIN NUMBERING, TOP VIEW.



NOTES: (CONT)



2. PIN NUMBERING, TOP VIEW.



INFORMATION NOTES: (CONT)

302. (CONT)

(W) NEGATIVE-POWER-SUPPLY VOLTAGE REGULATOR, MC1463, 1 PER DEVICE.



**CIRCUIT DESCRIPTION**

THIS DEVICE CONTAINS A VOLTAGE REGULATOR CONSTRUCTED ON A SINGLE CHIP. THE SIMPLIFIED CIRCUIT SCHEMATIC SHOWS FOUR BASIC SECTIONS OF THE VOLTAGE REGULATOR: CONTROL, BIAS, DC LEVEL SHIFT, AND OUTPUT (UNITY GAIN REGULATOR). EACH SECTION IS DETAILED IN THE FOLLOWING PARAGRAPHS.

**CONTROL**

THE CONTROL SECTION INVOLVES TWO BASIC FUNCTIONS, START-UP AND SHUT-DOWN. A START-UP FUNCTION IS REQUIRED SINCE THE BIASING IS ESSENTIALLY INDEPENDENT OF THE UNREGULATED INPUT VOLTAGE. IT MAKES USE OF TWO ZENER DIODES HAVING THE SAME BREAKDOWN VOLTAGE. A FIRST OR AUXILIARY ZENER IS DRIVEN DIRECTLY FROM THE INPUT VOLTAGE LINE THROUGH A RESISTOR (60KΩ) AND PERMITS THE REGULATOR TO INITIALLY ACHIEVE THE DESIRED BIAS CONDITIONS. THIS PERMITS THE SECOND, OR REFERENCE ZENER TO BE DRIVEN FROM A CURRENT SOURCE. WHEN THE REFERENCE ZENER ENTERS BREAKDOWN, THE AUXILIARY ZENER IS ISOLATED FROM THE REST OF THE REGULATOR CIRCUITRY BY A DIODE DISCONNECT TECHNIQUE. THIS IS NECESSARY TO KEEP THE ADDED NOISE AND RIPPLE OF THE AUXILIARY ZENER FROM DEGRADING THE PERFORMANCE OF THE REGULATOR.

THE SHUT-DOWN CONTROL, IN EFFECT, CONSISTS OF A PNP TRANSISTOR ACROSS THE REFERENCE ZENER DIODE. WHEN THIS TRANSISTOR IS TURNED "ON", VIA PIN 2, THE REFERENCE VOLTAGE IS REDUCED TO ESSENTIALLY ZERO VOLTS AND THE REGULATOR IS FORCED TO SHUT-DOWN. DURING SHUT-DOWN THE CURRENT DRAIN OF THE COMPLETE IC REGULATOR DROPS TO  $V_{IN}/60KΩ$  OR 500 μA FOR A -30V INPUT.

**BIAS**

A ZENER DIODE IS THE MAIN REFERENCE ELEMENT AND FORMS THE HEART OF THE BIAS CIRCUITRY. ITS POSITIVE TEMPERATURE COEFFICIENT IS BALANCED BY THE NEGATIVE TEMPERATURE COEFFICIENT OF FORWARD BIASED DIODES IN A RATIO DETERMINED BY THE RESISTORS IN THE DIODE STRING. THE RESULT IS A REFERENCE VOLTAGE OF APPROXIMATELY -3.5V DC WITH A TYPICAL TEMPERATURE COEFFICIENT OF 0.002%/°C. IN ADDITION, THIS CIRCUIT ALSO PROVIDES A REFERENCE CURRENT WHICH IS USED TO BIAS ALL CURRENT SOURCES IN THE REMAINING REGULATOR CIRCUITRY.

**CIRCUIT DESCRIPTION (CONT)**

**DC LEVEL SHIFT**

THE REFERENCE VOLTAGE IS USED AS THE INPUT TO A DARLINGTON DIFFERENTIAL AMPLIFIER. THE GAIN OF THIS AMPLIFIER IS QUITE HIGH AND IT THEREFORE MAY BE CONSIDERED TO FUNCTION AS A CONVENTIONAL OPERATIONAL AMPLIFIER. CONSEQUENTLY, NEGATIVE FEEDBACK CAN BE EMPLOYED USING TWO EXTERNAL RESISTORS ( $R_A$  AND  $R_B$ ) TO SET THE CLOSED-LOOP GAIN AND TO BOOST THE REFERENCE VOLTAGE TO THE DESIRED OUTPUT VOLTAGE. A CAPACITOR,  $C_N$ , IS INTRODUCED EXTERNALLY INTO THE LEVEL SHIFT NETWORK (VIA PIN 3) TO STABILIZE THE AMPLIFIER AND TO FILTER THE ZENER NOISE. THE RECOMMENDED VALUE FOR THIS CAPACITOR IS 0.1 μF AND SHOULD HAVE A VOLTAGE RATING IN EXCESS OF THE DESIRED OUTPUT VOLTAGE. SMALLER CAPACITORS (0.001 μF MINIMUM) MAY BE USED BUT WILL CAUSE A SLIGHT INCREASE IN OUTPUT NOISE. LARGER VALUES OF  $C_N$  WILL REDUCE THE NOISE AS WELL AS DELAY THE START-UP OF THE REGULATOR.

**OUTPUT REGULATOR**

THE OUTPUT OF THE SHIFT AMPLIFIER IS FED INTERNALLY TO THE NON-INVERTING INPUT OF THE OUTPUT ERROR AMPLIFIER. THE INVERTING INPUT TO THIS AMPLIFIER IS THE OUTPUT SENSE CONNECTION (PIN 8) OF THE REGULATOR. A DARLINGTON CONNECTED NPN POWER TRANSISTOR IS USED TO HANDLE THE LOAD CURRENT. THE SHORT-CIRCUIT CURRENT LIMITING RESISTOR,  $R_{SC}$ , IS CONNECTED IN THE EMITTER OF THIS TRANSISTOR TO SAMPLE THE FULL LOAD CURRENT. THIS CONNECTION ENABLES A FOUR-DIODE STRING TO LIMIT THE DRIVE CURRENT TO THE POWER TRANSISTORS IN A CONVENTIONAL MANNER.

SD-73094-01-D9

DATA TEST SET NO. 911NA

BELL TELEPHONE LABORATORIES INCORPORATED

ISSUE 20


SD-73094-01-D9

6S PRINTED IN U.S.A.





INFORMATION NOTES: (CONT)  
302. (CONT)

(X) POSITIVE-POWER-SUPPLY VOLTAGE REGULATOR, MC1460, 1 PER DEVICE.




**CIRCUIT DESCRIPTION**  
THIS DEVICE CONTAINS A VOLTAGE REGULATOR CONSTRUCTED ON A SINGLE CHIP. FOR DESCRIPTION SEE NOTE 302 (W).

(Y) ROM, KS-21247, L1, 1602, 1 PER DEVICE, SEE NOTE 1.




INFORMATION NOTES: (CONT)  
302. (CONT)  
(Y) (CONT)

SIMPLIFIED CIRCUIT SCHEMATIC OF ROM



**CIRCUIT DESCRIPTION**  
THIS DEVICE CONTAINS 1 ROM.  
THIS CELL DESIGN IS ORGANIZED INTO 256 WORDS OF 8 BITS IN THE 2,048-BIT ROM. ALL CIRCUIT BLOCKS ARE COMMON TO BOTH PROGRAM AND READ MODES, WITH THE EXCEPTION OF THE PROGRAM DATA INPUT BUFFERS, WHICH ARE PART OF THE PROGRAM CIRCUIT ONLY.  
AS THE SIMPLIFIED CIRCUIT SCHEMATIC SHOWS, IN THE PROGRAM MODE, THE EIGHT OUTPUT TERMINALS ARE USED AS DATA INPUTS TO DETERMINE THE INFORMATION PATTERN IN THE EIGHT BITS OF EACH WORD; WORD ADDRESS SELECTION IS PERFORMED BY THE X AND Y DECODERS THROUGH THE INPUT DRIVERS. INITIALLY ALL 2,048 BITS ARE IN THE 1 STATE, CORRESPONDING TO NORMALLY OFF, OR UNCHARGED STORAGE ELEMENTS. BY CHARGING THE STORAGE ELEMENTS FROM THE PROGRAM TERMINAL, 0s ARE SELECTIVELY ENTERED IN THE PROPER BIT LOCATIONS.  
IN THE READ MODE, THE PROGRAM DATA INPUT BUFFERS ARE INSTRUCTED BY THE CHIP SELECT SIGNAL TO CUT OFF THE FEEDBACK PATH FROM THE OUTPUT TO THE MEMORY ARRAY ESTABLISHED IN THE PROGRAM MODE. THE INPUT AND OUTPUT BUFFERS PROVIDE FULL TTL COMPATIBILITY, AND ADDRESSING IS ACCOMPLISHED BY THE X AND Y DECODERS. A SELECT MEMORY CELL WITH CHARGED STORAGE ELEMENT WILL SHOW UP AS A LOW, OR 0, TTL LEVEL AT THE OUTPUT, WHILE A MEMORY BIT NOT CHARGED WILL RESULT IN A HIGH, OR 1, TTL LEVEL.

NOTES:  
1. PIN NUMBERING, TOP VIEW.



SD-73094-01-D10

ISSUE 1

DATA TEST SET NO. 911NA

BELL TELEPHONE LABORATORIES INCORPORATED





SD-73094-01-D10

PRINTED IN U.S.A.

INFORMATION NOTES: (CONT)

302. (CONT)

(2) DIODE MATRICES, 1 PER DEVICE, SEE NOTE 1.



CIRCUIT DESCRIPTION

DIODE MATRICES CONSISTS OF ARRAYS OF PASSIVATED SILICONE DIODES, FABRICATED IN DIELECTRICALLY ISOLATED MOATS. USE OF IMPROVED EPITAXIAL TECHNIQUES ALLOW CONSTRUCTION OF ARRAYS USING THE EPITAXIAL LAYER AS THE COMMON CATHODE CONNECTION FOR ALL DIODES IN A ROW. COLUMN CONNECTIONS TO THE ANODE SIDE OF THE DIODES ARE MADE TO METALIZED INTERCONNECT LINES VIA FUSIBLE LINKS. BY SELECTIVELY OPENING FUSES, DIODES ARE EFFECTIVELY REMOVED FROM THE CIRCUIT TO FORM ANY DESIRED MATRIX PATTERN.

SD-73094-01-D11

ISSUE  
20

DATA TEST SET NO. 911NA

SD-73094-01-D11










BELL TELEPHONE LABORATORIES  
INCORPORATED

6S

PRINTED IN U.S.A.

INFORMATION NOTES: (CONT)  
302. (CONT)

A  
B  
C  
D  
E  
F  
G  
H



ISSUE  
20

DATA TEST SET NO. 911NA

SD-73094-01-D12









BELL TELEPHONE LABORATORIES  
INCORPORATED

65

PRINTED IN U. S. A.

SD-73094-01-D12

INFORMATION NOTES: (CONT)  
302. (CONT)



SD-73094-01-D13

DATA TEST SET NO. 911NA		ISSUE 2D
BELL TELEPHONE LABORATORIES INCORPORATED		
6S		SD-73094-01-D13

INFORMATION NOTES: (CONT)

302. (CONT)  
(2) (CONT)

THE FUSIBLE LINKS LISTED IN THE TABLE HAVE BEEN OPENED BY TEXAS INSTRUMENTS CO. TO ACHIEVE THE DESIRED MATRICES.

CPS	DESIG	CODE	TERMINALS	
			HORZ.	VERT.
1	IC15	DMA414	2	1
			11	8
			11	13
			12	7
			4	8
			4	13
	IC16	DMA416	2	1
			2	14
			3	7
			3	14
			4	1
			4	8
IC17	DMA417	2	1	
		2	14	
		3	1	
		3	14	
		4	1	
		4	14	
IC18	DMA418	2	7	
		2	14	
		3	1	
		3	8	
		4	7	
		4	8	
IC19	DMA419	2	7	
		2	14	
		3	7	
		3	14	
		4	7	
		4	14	
IC20	DMA405	2	1	
		2	14	
		2	13	
		3	7	
		3	14	
		3	13	


CPS	DESIG	CODE	TERMINALS	
			HORZ.	VERT.
1	IC51	DMA413	2	9
			2	12
			3	1
			3	7
			3	14
			3	13
			3	12
			11	1
			11	7
			11	14
			11	8
			11	12
IC34	DMA407	2	1	
		12	1	
		12	8	
		3	1	
		3	14	
		3	8	
		11	7	
		11	8	
		4	7	
		4	8	
		4	13	
		IC35	DMA406	2
2	14			
2	8			
12	1			
12	13			
12	9			
3	1			
3	7			
3	8			
11	7			
11	13			
IC35	DMA406			2
		2	14	
		2	8	
		12	1	
		12	13	
		12	9	
		3	1	
		3	7	
		3	8	
		11	7	
		11	13	
		IC35	DMA406	2
2	14			
2	8			
12	1			
12	13			
12	9			
3	1			
3	7			
3	8			
11	7			
11	13			
IC35	DMA406			2
		2	14	
		2	8	
		12	1	
		12	13	
		12	9	
		3	1	
		3	7	
		3	8	
		11	7	
		11	13	

CPS	DESIG	CODE	TERMINALS		
			HORZ.	VERT.	
2	IC5	DMA415	2	1	
			2	8	
			2	13	
			2	12	
			2	10	
			3	7	
			3	8	
			3	13	
			3	12	
			11	1	
			11	8	
			IC25	DMA408	2
2	14				
12	8				
3	1				
3	14				
3	8				
11	7				
11	8				
4	7				
4	8				
4	13				
IC40	DMA404	2			14
		3	8		
		3	9		
		11	14		
		11	14		
		4	14		
		5	8		
		5	13		
		5	9		
		IC41	DMA405	2	1
				2	14
				3	1
3	7				
11	7				
11	8				
4	1				
4	14				
4	8				
10	1				
10	7				
IC41	DMA405			2	1
		2	14		
		3	1		
		3	7		
		11	7		
		11	8		
		4	1		
		4	14		
		4	8		
		10	1		
		10	7		

CPS	DESIG	CODE	TERMINALS	
			HORZ.	VERT.
3	IC13	DMA409	2	1
			2	7
			2	9
			12	1
			12	13
			3	7
			3	14
			3	13
			3	12
			11	1
			11	8
			IC14	DMA410
2	8			
12	8			
3	7			
3	14			
11	1			
11	14			
4	1			
4	14			
10	14			
5	6			
IC15	DMA411	12		
		3	1	
		3	13	
		11	13	
		4	1	
		4	7	
IC16	DMA412	2	1	
		2	14	
		3	7	
		3	14	
		4	7	
		4	14	


NOTES:

1. PIN NUMBERING, TOP VIEW.



INFORMATION NOTES: (CONT)

303. WAVEFORMS. TYPES OF DISTORTION.



SD-73094-01-D14

ISSUE 2D

DATA TEST SET NO. 911NA


SD-73094-01-D14

BELL TELEPHONE LABORATORIES INCORPORATED

6S

PRINTED IN U. S. A.


INFORMATION NOTES: (CONT)  
304.




SD-73094-01-D15

DATA TEST SET NO. 911NA		ISSUE 4B
SD-73094-01-D15		
BELL TELEPHONE LABORATORIES INCORPORATED		65 PRINTED IN U.S.A.

INFORMATION NOTES: (CONT)  
304. (CONT)



PART OF CPS I  
TEST SENTENCE GENERATOR



SD-73094-01-JIA

PART OF CPS I  
2D

DATA TEST SET NO. 911NA


BELL TELEPHONE LABORATORIES  
INCORPORATED

SD-73094-01-JIA

6S




**PART OF CPS 1**  
TEST SENTENCE GENERATOR



SD-73094-01-J1B

PART OF CPS 1		ISSUE 4B
DATA TEST SET NO. 911NA		SD-73094-01-J1B
BELL TELEPHONE LABORATORIES INCORPORATED		6S PRINTED IN U. S. A.


PART OF CPS I  
TEST SENTENCE GENERATOR



SD-73094-01-JIC

PART OF CPS I		ISSUE 2D
DATA TEST SET NO. 911NA		SD-73094-01-JIC
BELL TELEPHONE LABORATORIES INCORPORATED	6S	PRINTED IN U.S.A.

PART OF CPS I  
TEST SENTENCE GENERATOR



SD-73094-01-J1D

ISSUE 2D

PART OF CPS I

DATA TEST SET NO. 911NA

SD-73094-01-J1D

BELL TELEPHONE LABORATORIES  
INCORPORATED

65

PRINTED IN U. S. A.

# PART OF CPS 1

## TEST SENTENCE GENERATOR

COMPONENT LIST		COMPONENT LIST (CONT)		COMPONENT LIST (CONT)		COMPONENT LIST (CONT)	
CAPACITOR		DIODE		INTEGRATED CIRCUIT (CONT)		RESISTOR (CONT)	
DESIG	CODE	DESIG	CODE	DESIG	CODE	DESIG	CODE
C1	KS-19774,L1,.01	CR1	458C	IC53A-D	TEXAS INST.,SN7403N	R57	KS-20616,L1A,10KQ
C2	KS-19774,L1,.01	CR2-CR27	KS-16986,L2M1	IC54A,B	KS-20970,L1	R58	KS-20616,L1A,226Q
C3	KS-19774,L1,.01	CR28-CR30	458C	IC55A,B	KS-20970,L5	R59	KS-20616,L1A,226Q
C4	KS-19774,L1,.01			IC56A-D	KS-20968,L1	R60	KS-20616,L1A,226Q
C5	KS-19774,L1,.01			IC57C	KS-20968,L3	R61	KS-20616,L1A,10KQ
C6	KS-19774,L1,.01			IC58A-C	KS-20967,L5	R62	KS-20616,L1A,10KQ
C7	KS-19774,L1,.01			IC59	KS-20969,L9	R63	KS-20616,L1A,511Q
C8	KS-19774,L1,.01			IC60	KS-20969,L8	R64	KS-20616,L1A,511Q
C9	KS-19774,L1,.01	<b>INDUCTOR</b>		IC61	KS-20969,L8	R65	KS-20616,L1A,226Q
C10	KS-19774,L1,.01			IC62	KS-20969,L8	R66	KS-20616,L1A,301Q
C11	KS-19774,L1,.01			IC63A,B	KS-20970,L5	R67	KS-20616,L1A,226Q
C12	KS-19774,L1,.01			IC64B,C,D	KS-20968,L9	R68	KS-20616,L1A,18,20Q
C13	KS-19774,L1,.01			IC65A-C	KS-20968,L3	R69	KS-20616,L1A,221
C14	KS-19774,L1,.01			IC66A-D	KS-20968,L1	R70	KS-20616,L1A,226Q
C15	KS-19774,L1,.3900PF			IC67A,B	KS-20970,L1	R71	KS-20616,L1A,301Q
C16	KS-19774,L1,.01			IC68A,B	KS-20970,L1	R72	KS-20616,L1A,10KQ
C17	KS-19774,L1,.01			IC69B	TEXAS INST.,SN74H22H	R73	KS-20616,L1A,10KQ
C18	KS-19774,L1,.01			IC70A,C,D,E,F	KS-20967,L7	R74	KS-20616,L1A,10KQ
C19	KS-19774,L1,.01					R75	KS-20616,L1A,301Q
C20	KS-19774,L1,.01					R76	KS-20616,L1A,511Q
C21	KS-19774,L1,1000PF					R77	KS-20616,L1A,10KQ
C22	KS-19774,L1,.01					R78	KS-20616,L1A,10KQ
C23	KS-19774,L1,.01					R79	KS-20616,L1A,226Q
C24	KS-19774,L1,.01					R80	KS-20616,L1A,226Q
C25	KS-20676,L1,560PF					R81	KS-20616,L1A,226Q
C28	KS-19774,L1,.01					R82	KS-20616,L1A,226Q
C29	KS-19774,L1,.01					R83	KS-20616,L1A,226Q
C31	KS-19774,L1,.01					R84	KS-20616,L1A,511Q
C32	KS-19774,L1,.01					R85	KS-20616,L1A,301Q
C33	KS-19774,L1,.01					R86	KS-20616,L1A,301Q
C34	KS-19774,L1,1000PF					R87	KS-20616,L1A,301Q
C35	KS-19774,L1,.01					R88	KS-20616,L1A,511Q
C36	KS-19774,L1,.01					R89	KS-20616,L1A,10KQ
C37	KS-19774,L1,.01					R90	KS-20616,L1A,10KQ
C38	KS-19774,L1,.01					R91	KS-20616,L1A,18,20Q
C39	KS-20676,L1,560PF					R92	KS-20616,L1A,226Q
C40	KS-19774,L1,.01					R93	KS-20616,L1A,226Q
C41	KS-19774,L1,.01					R94	KS-20616,L1A,18,20Q
C42	KS-19774,L1,.01					R95	KS-20616,L1A,301Q
C43	602A					R96	KS-20616,L1A,301Q
C44	KS-19774,L1,.01					R97	KS-20616,L1A,301Q
C45	KS-19774,L1,.01					R98	KS-20616,L1A,301Q
C46	KS-20736,L4,.01					R99	KS-20616,L1A,301Q
C47	KS-19774,L1,.01						
C48	KS-19774,L1,.01						
C49	KS-19774,L1,.01						
C50	KS-19774,L1,.01						
C51	KS-19774,L1,.01						
C52	KS-19774,L1,.01						
C53	KS-19774,L1,.01						
C54	KS-19774,L1,.01						
C55	KS-19774,L1,.01						
C56	KS-19774,L1,1000PF						
C57	KS-19774,L1,.01						
C58	KS-19774,L1,.01						
C59	KS-19774,L1,.01						
C60	KS-19774,L1,.01						
C61	KS-19774,L1,.01						
C62	KS-19774,L1,.01						
C63	KS-19774,L1,.01						
C64	KS-19774,L1,.01						
C65	KS-19774,L1,.01						
C66	KS-20676,L1,560PF						
C67	KS-20676,L1,560PF						
C68	KS-20676,L1,220PF						
C69	KS-20676,L1,560PF						
<b>CONNECTOR</b>							
DESIG	CODE						
P1	AMP INC., PART NO.86479-1 & 86479-7						
P2	AMP INC., PART NO.86479-1 & 86479-7						

MANUFACTURING REFERENCES

CATEGORY	NO.
CIRCUIT PACK CODE	CP 1

SYMBOL

SHOWN IN FS

NOTES:

1. UNLESS OTHERWISE SPECIFIED: RESISTANCE VALUES ARE IN OHMS, CAPACITANCE VALUES ARE IN MICROFARADS, VALUES PRECEDED BY THE SYMBOL + (PLUS) OR - (MINUS) ARE IN VOLTS.
2. GROUND RETURN.

HIGHEST CAPACITOR USED ON THIS DRAWING  
C68  
NOT USED  
C26, C27, C30

PART OF CPS 1

ISSUE

4B

DATA TEST SET NO.911NA

SD-73094-01-JIE


BELL TELEPHONE LABORATORIES  
INCORPORATED

DATE 6S

PRINTED IN U.S.A.

SD-73094-01-JIE

PART OF CPS 2  
DISTORTION MEASURING SET



SD-73094-01-J2A

PART OF CPS 2

DATA TEST SET NO. 911NA

BELL TELEPHONE LABORATORIES  
INCORPORATED

SD-73094-01-J2A


ISSUE 20

6S

PRINTED IN U.S.A.

# PART OF CPS 2


## DISTORTION MEASURING SET



SD-73094-01-J2B

<b>PART OF CPS 2</b>		FIGURE /
DATA TEST SET NO. 911NA		<b>SD-73094-01-J2B</b>
BELL TELEPHONE LABORATORIES INCORPORATED		PRINTED IN U.S.A.

PART OF CPS 2  
DISTORTION MEASURING SET




SD-73094-01-J2C

PART OF CPS 2

ISSUE 2D

DATA TEST SET NO. 911NA		SD-73094-01-J2C
BELL TELEPHONE LABORATORIES INCORPORATED		
Dwg. No. 6S		PRINTED IN U.S.A.

**PART OF CPS 2**  
DISTORTION MEASURING SET




SD-73094-01-J2D

PART OF CPS 2		ISSUE /
DATA TEST SET NO. 911NA		SD-73094-01-J2D
BELL TELEPHONE LABORATORIES INCORPORATED		6S PRINTED IN U. S. A.



PART OF CPS 2  
DISTORTION MEASURING SET



PART OF CPS 2

ISSUE  
2D

DATA TEST SET NO. 911NA

SD-73094-01-J2E

BELL TELEPHONE LABORATORIES  
INCORPORATED

65

PRINTED IN U. S. A.

SD-73094-01-J2E

# PART OF CPS 2

DISTORTION MEASURING SET

COMPONENT LIST

CAPACITOR

DESIG	CODE
C1	KS-19774, L1, .01
C2	KS-19774, L1, .01
C3	KS-19774, L1, 1000PF
C4	KS-19774, L1, .01
C5	KS-19774, L1, .01
C6	KS-20676, L1, 470PF
C7	KS-19774, L1, .01
C8	KS-19774, L1, .01
C9	KS-19774, L1, .01
C10	KS-19774, L1, .01
C11	KS-20676, L1, 220PF
C12	KS-19774, L1, .01
C13	KS-19774, L1, .01
C14	KS-19774, L1, .01
C15	KS-19774, L1, .01
C16	KS-19774, L1, .01
C17	KS-19774, L1, .01
C18	KS-19774, L1, .01
C19	602A
C20	KS-19774, L1, .01
C21	KS-19774, L1, .01
C22	KS-19774, L1, .01
C23	KS-19774, L1, .01
C24	KS-19774, L1, .01
C25	KS-19774, L1, .01
C26	KS-19774, L1, .01
C27	KS-19774, L1, .01
C28	KS-19774, L1, .01
C29	KS-19774, L1, .01
C30	KS-19774, L1, .01
C31	KS-19774, L1, .01
C32	KS-19774, L1, .01
C33	KS-19774, L1, .01
C34	KS-19774, L1, .01
C35	KS-19774, L1, .01
C36	KS-19774, L1, .01
C37	KS-19774, L1, .01
C38	KS-19774, L1, .01
C39	KS-19774, L1, .01
C40	KS-19774, L5, .022
C41	KS-19774, L1, 1000PF
C42	KS-19774, L1, .01
C43	KS-19774, L1, .01
C44	KS-19774, L1, .01
C45	KS-20676, L1, 560PF
C46	KS-19774, L1, .01
C47	KS-19774, L1, .01
C48	KS-19774, L1, .01
C49	KS-19774, L1, .01
C50	KS-19774, L1, .01
C51	KS-19774, L1, .01
C52	KS-19774, L1, .01
C53	KS-19774, L1, .01
C54	KS-19774, L1, .01
C55	KS-19774, L1, .01
C56	KS-19774, L1, .01
C57	KS-19774, L1, .01
C58	KS-19774, L1, .01
C59	KS-19774, L1, .01
C60	KS-19774, L1, .01
C61	KS-19774, L1, .01
C62	KS-19774, L1, .01
C63	KS-19774, L1, .01
C64	KS-19774, L1, .01
C65	KS-19774, L1, .01
C66	KS-19774, L1, .01
C67	KS-20676, L1, 220PF
C68	KS-20736, L4, .01
C69	KS-19774, L1, 2200PF
C70	KS-19774, L1, .01
C71	KS-16958, L32, 221PF
C72	KS-20676, L1, 470PF

COMPONENT LIST (CONT)

CONNECTOR

DESIG	CODE
P3	AMP INC., PART NO. 86479-1 & 86479-7
P4	AMP INC., PART NO. 86479-1 & 86479-7

INDUCTOR

DESIG	CODE
L1	BP-2657, 2.4UH DELEVAN CORP. EAST AURORA, N.Y.

INTEGRATED CIRCUIT

DESIG	CODE
IC1A, B	KS-20970, L1
IC2A-D	KS-20968, L6
IC3A-D	KS-20968, L1
IC4	KS-20969, L8
IC5	TEXAS INST., DMA415 [SEE NOTE 302 (Z)]
IC6A-F	KS-20967, L6
IC7A-F	KS-20967, L6
IC8A-F	KS-20968, L2
IC9	KS-20968, L8
IC10A-D	KS-20968, L1
IC11A, B	KS-20968, L7
IC12A, B	KS-20968, L7
IC13A-C	KS-20968, L3
IC14	KS-20969, L23
IC15A-F	KS-20967, L8
IC16A, B	KS-20970, L1
IC17A-F	KS-20968, L2
IC18	KS-20969, L23
IC19	KS-20969, L23
IC20A-D	TEXAS INST., SN7403N
IC21A-D	KS-20968, L1
IC22A-D	TEXAS INST., SN7403N
IC23A-D	KS-20968, L1
IC24A-F	KS-20967, L8
IC25	TEXAS INST., DMA40B [SEE NOTE 302 (Z)]
IC26	KS-20970, L6
IC27	KS-20970, L6
IC28A-C	KS-20968, L3
IC29A-F	KS-20967, L8
IC30	KS-20969, L10
IC31	KS-20969, L10
IC32	KS-20970, L2
IC33A-D	KS-20968, L1
IC34A, B	KS-20969, L1
IC35A, B	KS-20968, L7
IC36A-F	KS-20967, L6
IC37A-F	KS-20967, L6
IC38A-C	KS-20968, L3
IC39A, B	KS-20969, L1
IC40	TEXAS INST., DMA404 [SEE NOTE 302 (Z)]
IC41	TEXAS INST., DMA405 [SEE NOTE 302 (Z)]
IC42A-F	KS-20967, L8
IC43A, B, C, D	KS-20968, L1
IC44	KS-20969, L25
IC45B	KS-20970, L5
IC46A-F	KS-20967, L8
IC47	KS-20969, L25
IC48	TEXAS INST., SN7496N

COMPONENT LIST (CONT)

INTEGRATED CIRCUIT (CONT)

DESIG	CODE
IC49B	KS-20967, L11
IC50A-D	KS-20967, L11
IC51A-E	KS-20967, L8
IC52A-C	KS-20968, L3
IC53A, B	KS-20970, L5
IC54	KS-20969, L10
IC55	KS-20969, L10
IC56	KS-20970, L2
IC57A-F	KS-20968, L2
IC58A-D	KS-20968, L1
IC59	KS-20968, L8
IC60	KS-20968, L8
IC61	KS-20969, L9
IC62B	KS-20968, L1
IC63B	KS-20969, L1
IC64A	TEXAS INST., SN7403N

RESISTOR

DESIG	CODE
R1	KS-20616, L1A, 6980
R2	KS-20616, L1A, 10KΩ
R3	KS-20616, L1A, 10KΩ
R4	KS-20616, L1A, 221
R5	KS-20616, L1A, 3010
R6	KS-20616, L1A, 5110
R7	KS-20616, L1A, 221
R8	KS-20616, L1A, 221
R9	KS-20616, L1A, 221
R10	KS-20616, L1A, 221
R11	KS-20616, L1A, 5110
R12	KS-20616, L1A, 5110
R13	KS-20616, L1A, 10KΩ
R14	KS-20616, L1A, 5110
R15	KS-20616, L1A, 10KΩ
R16	KS-20616, L1A, 10KΩ
R17	KS-20616, L1A, 10KΩ
R18	KS-20616, L1A, 10KΩ
R19	KS-20616, L1A, 5110
R20	KS-20616, L1A, 5110
R21	KS-20616, L1A, 5110
R22	KS-20616, L1A, 10KΩ
R23	KS-20616, L1A, 3010
R24	KS-20616, L1A, 5110
R25	KS-20616, L1A, 10KΩ
R26	KS-20616, L1A, 5110
R27	KS-20616, L1A, 5110
R28	KS-20616, L1A, 5110
R29	KS-20616, L1A, 5110
R30	KS-20616, L1A, 221
R31	KS-20616, L1A, 1KΩ
R32	KS-20616, L1A, 221
R33	KS-20616, L1A, 221
R34	KS-20616, L1A, 221
R35	KS-20616, L1A, 221
R36	KS-20616, L1A, 221
R37	KS-20616, L1A, 221
R38	KS-20616, L1A, 221
R39	KS-20616, L1A, 221
R40	KS-20616, L1A, 221
R41	KS-20616, L1A, 221
R42	KS-20616, L1A, 221
R43	KS-20616, L1A, 221
R44	KS-20616, L1A, 221
R45	KS-20616, L1A, 221
R46	KS-20616, L1A, 221
R47	KS-20616, L1A, 221
R48	KS-20616, L1A, 221
R49	KS-20616, L1A, 5110
R50	KS-20616, L1A, 5110
R51	KS-20616, L1A, 5110
R52	KS-20616, L1A, 10KΩ
R53	KS-20616, L1A, 10KΩ
R54	KS-20616, L1A, 10KΩ
R55	KS-20616, L1A, 10KΩ
R56	KS-20616, L1A, 10KΩ
R57	KS-20616, L1A, 10KΩ
R58	KS-20616, L1A, 10KΩ
R59	KS-20616, L1A, 10KΩ

COMPONENT LIST (CONT)

RESISTOR (CONT)

DESIG	CODE
R60	KS-20616, L1A, 10KΩ
R61	KS-20616, L1A, 10KΩ
R62	KS-20616, L1A, 10KΩ
R63	KS-20616, L1A, 10KΩ
R64	KS-20616, L1A, 3010

MANUFACTURING REFERENCES

CATEGORY	NO.
CIRCUIT PACK CODE	CP 2

SYMBOL  
SHOWN IN FS

NOTES:

- UNLESS OTHERWISE SPECIFIED:  
RESISTANCE VALUES ARE IN OHMS,  
CAPACITANCE VALUES ARE IN MICROFARADS,  
VALUES PRECEDED BY THE SYMBOL +(PLUS)  
OR -(MINUS) ARE IN VOLTS.
- $\perp$  GROUND RETURN.
- CONNECT PINS OF UNUSED INTEGRATED CIRCUITS  
AS SHOWN IN THE TABLE.

IC'S	PINS	CONNECT TO
45	2	GROUND
49	1, 2, 9, 10, 12, 13	+5V
51	13	GROUND
62	1, 2, 9, 10, 12, 13	GROUND
63	1	GROUND

CIRCUIT DESCRIPTION

INPUT/OUTPUT INFORMATION


PART OF CPS 2

ISSUE  
**20**

DATA TEST SET NO. 911NA	SD-73094-01-J2F
BELL TELEPHONE LABORATORIES INCORPORATED	6S PRINTED IN U. S. A.

SD-73094-01-J2F


**PART OF CPS 3**  
CLOCK, INPUT, OUTPUT AND FILTER CIRCUITS



SD-73094-01-J3A

PART OF CPS 3		ISSUE 3A
DATA TEST SET NO. 911NA		SD-73094-01-J3A
BELL TELEPHONE LABORATORIES INCORPORATED		6S PRINTED IN U.S.A.

**PART OF CPS 3**  
CLOCK, INPUT, OUTPUT AND FILTER CIRCUITS



PART OF CPS 3 20

DATA TEST SET NO. 911NA	SD-73094-01-J3B
BELL TELEPHONE LABORATORIES INCORPORATED	6S PRINTED IN U.S.A.

SD-73094-01-J3B

## PART OF CPS 3

CLOCK, INPUT, OUTPUT AND FILTER CIRCUITS

### COMPONENT LIST

#### CAPACITOR

DESIG	CODE
C5	KS-19774, L1, .01
C6	KS-19774, L1, .01
C7	KS-19774, L1, .01
C8	KS-19774, L1, .01

C9	KS-19774, L1, .01
C10	KS-19774, L1, .01
C11	KS-19774, L1, .01
C12	KS-19774, L1, .01

C13	KS-19774, L1, .01
C14	KS-19774, L1, .01
C15	KS-16390, L14, 12
C16	600A

C17	KS-19774, L5, .022
C18	KS-16742, L34, 1000PF
C19	570CK, .02
C20	KS-19774, L5, .022

C21	KS-19774, L5, .022
C22	KS-16742, L34, 1000PF
C23	KS-19774, L1, .01
C24	KS-19774, L1, .01

C27	KS-20736, L4, .01
C28	KS-20736, L4, .01

C29	602A
C31	KS-16742, L34, 510PF

#### CONNECTOR

DESIG	CODE
P7	AMP INC., PART NO. 86479-1
P5	AMP INC., PART NO. 86479-2 & 86479-4
P8	AMP INC., PART NO. 86479-7
P6	AMP INC., PART NO. 86479-4

#### DIODE

DESIG	CODE
CR2	458C
CR3	458C
CR4	426J
CR5	446F
CR6	459E
CR7	426F
CR8	446F

CR9	458A
CR10	448B
CR11	426A
CR12	458C

CR14	458C
CR15	426A

#### INDUCTOR

DESIG	CODE
L1	BP-2657, 2.4UH DELEVAN CORP. EAST AURORA, N.Y.
L2	
L3	

#### INTEGRATED CIRCUIT

DESIG	CODE
IC4B, C	KS-20968, L9
IC5A, C, D, E, F	KS-20968, L2
IC6B, C, D, F	KS-20967, L6
IC7A, B	TEXAS INST., SN7473N
IC8A-C	KS-20967, L4

### COMPONENT LIST (CONT)

#### INTEGRATED CIRCUIT (CONT)

DESIG	CODE
IC9A-D	KS-20968, L1
IC10	KS-20968, L8
IC11A, B	TEXAS INST., SN7473N
IC12	TEXAS INST., SN7490AN

IC13	TEXAS INST, DMA409
IC14	TEXAS INST, DMA410
IC15	TEXAS INST, DMA411
IC16	TEXAS INST, DMA412

[SEE NOTE  
302(Z)]

IC17	KS-20969, L10
IC18	KS-20969, L10
IC19	KS-20969, L10
IC20	FAIRCHILD, 741TC

#### OSCILLATOR

DESIG	CODE
Y1	MICROSONICS, K1087A-1T18, 9.600 MHZ
Y2	VECTRON LAB. INC., 231-2405, 180.000KHZ
Y3	VECTRON LAB. INC., 231-2405, 105.000KHZ

#### OPTICAL COUPLER

DESIG	CODE
OC1	TEXAS INST, TIL111

#### POTENTIOMETER

DESIG	CODE
R52	KS-19093, L1A, 2KΩ
R53	KS-19093, L1A, 50KΩ
R54	KS-19093, L1A, 50KΩ
R55	KS-19093, L1A, 10KΩ
R56	KS-19093, L1A, 2KΩ

#### RESISTOR

DESIG	CODE
R12	KS-20616, L1A, 10KΩ
R13	KS-20616, L1A, 10KΩ
R14	KS-20616, L1A, 10KΩ
R15	KS-20616, L1A, 10KΩ
R16	KS-20616, L1A, 10KΩ
R17	KS-20616, L1A, 10KΩ
R18	KS-20616, L1A, 10KΩ
R19	KS-20616, L1A, 10KΩ
R20	KS-20616, L1A, 10KΩ

R21	KS-20616, L1A, 10KΩ
R22	KS-20616, L1A, 10KΩ
R23	KS-20616, L1A, 10KΩ
R24	KS-20616, L1A, 3010

R25	KS-20616, L1A, 3010
R26	KS-20616, L1A, 3010
R27	KS-20616, L1A, 3010
R28	KS-20616, L1A, 3010

### COMPONENT LIST (CONT)

#### RESISTOR (CONT)

DESIG	CODE
R29	KS-20616, L1A, 4700
R30	KS-20616, L1A, 26, 700
R31	KS-20616, L1A, 100KΩ
R32	KS-20616, L1A, 10KΩ

R33	KS-20616, L1A, 34.8
R34	KS-20616, L1A, 90.9
R35	KS-20616, L1A, 3320
R36	KS-20616, L1A, 3320

R37	KS-20616, L1A, 4700
R38	KS-20616, L1A, 1500
R39	KS-20616, L1A, 221
R40	KS-20616, L1A, 5620

R41	KS-20616, L1A, 10KΩ
R42	KS-14603, L1C, 130
R43	KS-20616, L1A, 10KΩ
R44	KS-20810, L1A, 732

R45	KS-20616, L1A, 10KΩ
R46	KS-20616, L1A, 22, 100
R47	KS-20616, L1A, 33, 200
R48	KS-20810, L1A, 10KΩ

R49	KS-20810, L1A, 6190
R50	KS-20810, L1A, 3920
R51	KS-20810, L1A, 221
R57	KS-20616, L1A, 100

R58	KS-20616, L1A, 10KΩ
R59	KS-20616, L1A, 392KΩ
R60	KS-20616, L1A, 10KΩ
R61	KS-20616, L1A, 866

R62	KS-20616, L1A, 287
R63	KS-20616, L1A, 1KΩ
R64	KS-20616, L1A, 392

R67	KS-20616, L1A, 10KΩ
R68	KS-20616, L1A, 1KΩ
R69	KS-20616, L1A, 4700

R70	KS-20616, L1A, 33, 200
R71	KS-20616, L1A, 22, 100
R72	KS-20616, L1A, 10KΩ
R73	KS-20616, L1A, 2670

R74	KS-20616, L1A, 5620
R75	KS-20616, L1A, 10KΩ
R76	KS-20616, L1A, 1500
R77	KS-14603, L1C, 130

R80	KS-20616, L1A, 3010
R81	KS-20616, L1A, 1KΩ

R82	KS-20616, L1A, 3010
R83	KS-20616, L1A, 3010
R84	KS-20616, L1A, 2710
R85	KS-20616, L1A, 5620

R86	KS-20616, L1A, 1KΩ
R87	KS-20616, L1A, 221

#### TERMINAL

DESIG	CODE
TP1-TP3	MALCO MFR CORP, 13009-13

#### THERMISTOR

DESIG	CODE
RT1	17A

#### TRANSFORMER

DESIG	CODE
T1	2560D
T2	2560D

#### MANUFACTURING REFERENCES

CATEGORY	NO.
CIRCUIT PACK CODE	CP 3

SYMBOL  
SHOWN IN FS

#### NOTES:

- UNLESS OTHERWISE SPECIFIED:  
RESISTANCE VALUES ARE IN OHMS;  
CAPACITANCE VALUES ARE IN MICROFARADS;  
VALUES PRECEDED BY THE SYMBOL +(PLUS)  
OR -(MINUS) ARE IN VOLTS.
- ⊥ GROUND RETURN.
- CONNECT PINS OF UNUSED INTEGRATED CIRCUITS  
AS SHOWN IN THE TABLE.

IC'S	PINS	CONNECT TO
4	1, 2	GRD
5	3	GRD
6	11	GRD

HIGHEST CAPACITOR, DIODE, INTEGRATED CKT, RESISTOR AND TRANSISTOR USED ON THIS DRAWING					
C31	CR15	IC20	R87	Q23	
NOT USED					
C1-C4, C25, C26, C30	CR1	IC1-IC3	R1-R11, R65, R66, R78, R79	Q17	

PART OF CPS 3

ISSUE

3A

DATA TEST SET NO. 911NA

SD-73094-OI-J3C

BELL TELEPHONE LABORATORIES  
INCORPORATED

65

PRINTED IN U. S. A.

**CPS 4**  
PART OF POWER SUPPLY

**COMPONENT LIST**

**CAPACITOR**

DESIG	CODE
C1	KS-19774, L5, .1
C2	KS-19774, L1, 1000PF
C3	KS-19774, L5, .1
C4	KS-19774, L5, .1

**DIODE**

DESIG	CODE
CR1	MOTOROLA, MDA 920A-2

**INDUCTOR**

DESIG	CODE
L1	{BP-2657, 2.4UH, DELEVAN CORP., EAST AURORA, N.Y.

**INTEGRATED CIRCUIT**

DESIG	CODE
IC1	MOTOROLA, MC1460R
IC2	MOTOROLA, MC1463R
IC3	MOTOROLA, MC1460R

**RESISTOR**

DESIG	CODE
R1	KS-20616, L1A, 6810
R2	KS-20616, L1A, 18,200
R3	KS-14603, L1A, 1
R4	KS-20616, L1A, 4700
R5	KS-14603, L1A, 2.15
R6	KS-20616, L1A, 6810
R7	KS-20616, L1A, 16,900
R8	KS-20616, L1A, 6810
R9	KS-20616, L1A, 3480
R10	KS-20810, L1A, 1
R11	KS-20810, L1A, 51.1

**TERMINAL**

DESIG	CODE
E1-E8	MALCO MFG. CORP. 13009-13


**MANUFACTURING REFERENCES**

CATEGORY	NO.
CIRCUIT PACK CODE	CP4

SYMBOL  
SHOWN IN FS

**NOTES:**

- UNLESS OTHERWISE SPECIFIED:  
RESISTANCE VALUES ARE IN OHMS,  
CAPACITANCE VALUES ARE IN MICROFARADS,  
VALUES PRECEDED BY THE SYMBOL + (PLUS)  
OR - (MINUS) ARE IN VOLTS.



SD-73094-01-J4

CPS 4

FIGURE  
2D

DATA TEST SET NO. 911NA	SD-73094-01-J4
BELL TELEPHONE LABORATORIES INCORPORATED	6S PRINTED IN U.S.A.

SHEET INDEX

CONTENTS	SHEET NO.
SHEET INDEX CIRCUIT NOTES EQUIPMENT NOTES INFORMATION NOTES	1
FS 1 APP FIG. 1	2

CIRCUIT NOTES: (CONT)

103.

RECORD OF CHANGES						
CHANGED ON ISS	IF MARKINGS ON SET SPECIFY		SEE NOTE	USE		
	CODE	SERIES		STD	A&M	MD

SUPPORTING INFORMATION

CATEGORY	NO.
EQUIPMENT DRAWING	J79911P
EQUIPMENT DESIGN REQ	J79911

DWG ISSUE	EE OR CD	DATE	ISSUE	APPROV
1	1	10-31-74		JRW ACM MEZ RTR

CIRCUIT NOTES:

101.

102.


FEATURE OR OPTION	PROVIDE				
	APP FIG.	APP OR WRG	QUANTITY-FACTORY FURNISHED OPTIONS		
			CODE		
COMMON EQUIPMENT	1	1	911P		

EQUIPMENT NOTES:

201.


INFORMATION NOTES:

301. TYPICAL ARRANGEMENT OF THE 911P EIA TEST ADAPTER.



**FS I**  
EIA TEST ADAPTER

**APP FIG. 1**



CORD DESIG	LOC	CODE	CORD DESIG	LOC	CODE
[3] -	2G1,2H1	P1N	CA1, CA2	2A0,2A1	M25A (MODIFIED)

E/W CONNECTOR		
DESIG	LOC	CODE
P1	2A2	KS-19088,L2, E/W KS-19196,L2 HOOD
J1	2A0	KS-19087,L2, E/W KS-19196,L2 HOOD

SWITCH		
DESIG	LOC	CODE
BA	2A0	KS-19963,L1
BB	2B0	KS-19963,L1
CA+	2B0	KS-19963,L1
CA-	2C1	KS-19963,L1
CD	2C1	KS-19963,L1
LB	2A1	KS-19963,L1
SC	2D0	KS-19963,L6

JACK DESIG	LOC	CODE
BA-T	2A0	KS-14523,L6
BA-DS	2A1	KS-14523,L7
BB-T	2B0	KS-14523,L6
BB-DS	2B1	KS-14523,L7
-V	2B1	KS-14523,L5
+V	2C0	KS-14523,L2
AB	2C0	KS-14523,L3
CF	2D0	KS-14523,L4
SCA	2D1	KS-14523,L1
SCF	2D1	KS-14523,L1
CB	2D1	KS-14523,L4
CC	2E1	KS-14523,L4
CE	2E1	KS-14523,L4

SD-73112-01-2

EIA TEST ADAPTER NO. 911P

SD-73112-01-2

BELL TELEPHONE LABORATORIES  
INCORPORATED

65

PRINTED IN U.S.A.